

②

## Some Important Concepts/ Problems - DEC

①

1) A sequential circuit with two T-flipflops, A & B; one input,  $x$ ; and one output,  $y$ ; is specified by the following next-state.

$$T_A = Bx$$

$$T_B = x$$

$$y = AB$$

- (a) Draw the logic diagram of the circuit.  
 (b) List the state table for the sequential circuit.  
 (c) Draw the corresponding state diagram.

Ans: - The characteristic eq<sup>n</sup> of 'T' flipflop

$$Q_{n+1} = Q(t+1) = T \bar{Q}_n + \bar{T} Q_n \quad \text{--- ①}$$

Consider the sequential circuit. It has '2' flip flops A and B, one input  $x$  and one output  $y$ . It can be described algebraically by two input equations and one output eq<sup>n</sup> as given in the question

$$T_A = Bx \quad \text{--- ②}$$

$$T_B = x \quad \text{--- ③}$$


$$y = AB \quad \text{--- ④}$$

The op of T for 'A' is given by

$$Q(t+1) = T'A + TT'Q \quad \text{--- (5)}$$

(Using eq (1))

(a)



Here

$$A = Q \quad \text{(O/P)}$$

So,  ~~$A(t+1) = (Bx)A$~~

For  $T_A$  R/R ~~eq (5)~~ becomes

$$A(t+1) = T'A + TA A'$$

$$= (Bx)'A + (Bx)A'$$

$$= (B'+x)A + A'Bx \quad \text{(From eq (2))}$$

$$A(t+1) = AB' + Ax' + A'Bx \quad \text{--- (6)}$$

For  $T_B$  FIF eqn (5) becomes, (2)

$$B(t+1) = T_B' B + T_B B'$$

$$B(t+1) = \alpha' B + \alpha B' \quad (\text{From eqn (2)})$$

$$B'(t+1) = \alpha \oplus B$$

From eqn (6) & (7) the state table can be

formed. Ex: - When  $A=0, B=0, \alpha=0$   
 (Next state)  $A(t+1) = 0 \cdot B' + 0 \cdot \alpha' + 1 \cdot 0 \cdot 0 = 0$   
 $B(t+1) = \alpha \oplus B = 0 \oplus 0 = 0$


Table :- State table for sequential circuit with T FIFs

Present state A B	Input X	Next state		Output y (y=AB) [Present A, B]
		A	B	
0 0	0	0	0	0
0 0	1	0	1	0
0 1	0	0	1	0
0 1	1	1	0	0
1 0	0	1	0	0
1 0	1	1	1	0
1 1	0	1	1	1
1 1	1	0	0	1

→ Since the O/P y is independent of i/p(x) and function of present states A, & B only it is a Moore machine.  
 (∵ y = AB)



# State diagram




Note: - o/p is product of A & 0 in each circle.

## 2) State Reduction: -

The state reduction technique basically avoids the introduction of redundant states. The reduction in redundant states reduces the number of flipflops and logic gates, reducing the cost of the final circuit.

Two states are said to be equivalent if every possible set of inputs generate exactly the same output and the same next state. When two sets are equivalent, one of them can be removed without altering the i/p-o/p relationship. Consider the sequential circuit whose state diagram is shown in figure.





PS	NS		o/p	
	x=0	x=1	x=0	x=1
✓ a	b	d	0	1
✓ b	e	f	0	1
✓ c	b	d	0	1
d	e	b	0	1
✓ e	e	f	0	1
f	f	c	0	0

→ Since a & c P. States have same N. State & there is o/p, c can be removed & whenever we can replace with 'a'.  
 → Similarly b & e are equivalent. So e can be removed and replaced by 'b'.

Reduced State Table	PS	NS		o/p	
		x=0	x=1	x=0	x=1
	a	b	d	0	1
	b	b	f	0	1
	d	b	b	0	1
	f	f	a	0	0

3) Design a '1010' sequence detector with overlapping permitted using Moore Machine




Fig 1: -

- A → Nothing detected
- B → '1' detected
- C → '10' detected
- D → '101' detected
- E → '1010' detected.

For design of Moore type of circuit, the same steps are to be followed. The state diagram and state table of a Moore type sequence detector to detect the sequence 1010 are shown in figure 1 & Table 1.

In the Moore type state diagram the ops are written inside the circle below the state name. The state diagram is drawn in normal way. The machine will be in state D if the last three bits are 101, if the next bit is a '0', the last 4 bits

will be 1010 which is a valid (7) sequence. So the machine o/p is 1, but to utilize overlapping it can't go to 'C' because the o/p of C is '0'. Instead it will go to a new state 'E' where output is equal to 1.

While at E, if the next bit is a '0' the last five bits become 10100. So the machine goes to state A to restart the detection. If the next bit is 1, the last five bits become 10101. So to utilize the last 3 bits i.e. 101 it goes to state D. Once, the Moore type state diagram a state table are drawn, the Moore circuit can be designed following the normal procedure.

State Table

PS	MS		OP
	X=0	X=1	
A	A	B	0
B	C	B	0
C	A	D	0
D	E	B	0
E	A	D	1



4) Draw the state diagram a state table for Moore type sequence detector to detect the sequence 110 (with overlapping permitted)

Ans :-





Fig 2 :-

State Table :-

PS	IS		O/P
	X=0	X=1	
A	A	B	0
B	A	C	0
C	D	C	0
D	A	B	1

The Moore type state diagram and state table of sequence detector to detect the sequence 110 is shown in fig. 2. The state diagram is drawn in the normal way. The machine is in 'C' state when the

When the last two bits received are 11.  
 If the next bit is a '0', the last three bits become 110 which is a valid sequence, hence its OP is 1. But the machine can't go to state A to restart the detection process because state A ops is '0'. So the machine goes to a new state 'D' and OP is 1.  
 While at 'D' if next bit received is a '0', the last 4 bits will be 1100. So the machine goes to state A to restart the process. If the bit received is a '1', then the last four bits will be 1101. The machine goes to state B to utilize the last bit.



100111

111111

111111

111111

111111

111111

111111

111111

111111

111111

5) The contents of a 4 bit register is 1101 initially. The register is shifted six times to the right with some i/p being 101101. What is the content of register after each shift.

Ans:-

	$Q_0$	$Q_1$	$Q_2$	$Q_3$	After Clock Pulse
Initially	1	1	0	1	0
<u>101101</u>	1	1	1	0	<del>0</del> 1
0	0	1	1	1	2
1	1	0	1	1	3
1	1	1	0	1	4
0	0	1	1	0	5
1	1	0	1	1	6

Ans:-


1011

6) The groups of bits 111001 is parallel taken into a 6 bit shift register with initial state 101101 and the bits will be taken out serially. How many clock pulses are required for the shift register to have 000111 at its flipflop outputs.



Initial state: - 101101  
 Ans: -  $\downarrow$  Parity in (11)  
 How content of six register  $\rightarrow$  111001  $\rightarrow$  one clock pulse required.

To collect the data serially, we have to enter series of 0 (zeros)


Clock pulse		
1	0 $\rightarrow$	0 111 00 (111001)
2	0 $\rightarrow$	0 0 111 0
3	0 $\rightarrow$	0 00 111

  
 $\rightarrow$  for parity ~~shift~~  
 $\rightarrow$  for shifting.  
 $1+3=4$   
 $\therefore$  After 4 clock pulses, the content of F1 F0 becomes 000 111.

7) An 8-bit shift register has the binary equivalent of the decimal number 86 stored on it. What are the base-10 equivalent content of the register after the following operations have been performed? For each case, assume the same initial state given.

- (i) Shift right 1
- (ii) Shift left 1
- (iii) Shift right 2
- (iv) Rotate right 2

Ans :



$(86)_{10} = (01010110)_2$  in 8 bits

(i)

$a_7$	$a_6$	$a_5$	$a_4$	$a_3$	$a_2$	$a_1$	$a_0$
0	1	0	1	0	1	1	0

Shift Right 1

With '0' entered at  $a_7$

$a_0$  . Rest shifted one place right

$0 \rightarrow 0 \ 0101011 = (43)_{10}$   
 $(32 + 8 + 2 + 1) = 43$

(ii) Shift Left 1

With '0' entered at  $a_7$

Rest shifted one place left

$10101100 \leftarrow 0$   
 $(128 + 32 + 8 + 4) = (172)_{10}$

(iii)

Shift Right 2

00 010101 = (21)<sub>10</sub>

(iv)

Rotate Right 2




1st rotate →

After 1st Rotate



2nd rotate

After 2nd rotate



= 128 + 16 + 4 + 1

= (149)<sub>10</sub>

(Ans)

111	111	111
110	110	110



# CMOS Gates:-


→ MOSFET → Metal Oxide Semiconductor Field Effect Transistor.

→ CMOS → Complementary Metal Oxide Semiconductor FET

→ It is a combination of NMOS (N-channel MOSFET) and PMOS (P-channel MOSFET)

## Symbol


Nmos



G → Gate,

D → Drain,

PMOS





S = source

## PMOS & NMOS


Logic value	PMOS	NMOS
Logic '0'	ON	OFF
Logic '1'	OFF	ON

NOT Gate:



When

$A = 0$ ,  $Q_1 = \text{PMOS} = \text{ON}$ ,  
 $Q_2 = \text{NMOS} = \text{OFF}$   
 $V_{out} = +5V$   
 $= \text{logic '1'}$




$A = 1$ ,  $Y = 1$  (NOT gate)

When

$A = 1$

$\text{PMOS} = \text{OFF}$ ,  
 $\text{NMOS} = \text{ON}$ ,  
 $V_{out} = 0V = \text{logic} = 0$



$A = 1$ ,  $Y = 0$ . (NOT gate)

# To design any logic gate/Boolean function


## Steps

1) To design a logic CKT or boolean expression using CMOS, first design the NMOS part

2) 2 NMOS in series give their product.



2 NMOS in parallel give their sum.





3) Then design the PMOS part

exactly opposite of NMOS connection.

i.e. If NMOS are in series  $\rightarrow$  PMOS should be in parallel.

If " " " " parallel  $\rightarrow$  PMOS " " series

4) Their combination (NMOS and PMOS) gives the OR  $\rightarrow$  Complement of design of NMOS function.



Ex: -1) Design a CMOS circuit to implement NAND gate (i.e.  $\overline{AB}$ )

Ans: - To design a NAND gate, first we have to design an AND gate in NMOS part. Then PMOS part will be exactly opposite of NMOS part.



After combining NMOS & PMOS, the resultant output is  $\overline{AB}$  (NAND gate)

$\rightarrow$  To design a AND gate using NMOS 2 NMOS should be in series. For PMOS they will be in parallel. The design of NAND gate

as follows (18)



2)  $\overline{A+B}$




3)

OR

(19)


NOR NOT



(NOR)

(NOT)


112





NOR  $\rightarrow \overline{A+B} = \bar{A} \cdot \bar{B}$

So Design  $\bar{A} \cdot \bar{B}$  using PLMOS.



~~A+B~~  
A


$y_2$   
 $\bar{A} \cdot \bar{B}$   
 $= \overline{A+B}$

# 4) AND gate

(21)

Design a 1 AND gate in NMOS.

$$\overline{AB} = \overline{A+B}$$



$$\overline{AB} = \overline{A+B}$$

$$\overline{A+B} = \overline{AB}$$

5)

# EX OR

To

design

EX-OR ,

design


X-NOR

Using

NMOS

for

$$AB + \bar{A}\bar{B}$$



$$y = \bar{A}\bar{B} + AB$$

$$= A \oplus B$$



$\bar{A}\bar{B}$

+


$AB$




6/ EX-NOR

To design EX-NOR, design EX-OR using NMOS

ie.  $\bar{A}B + A\bar{B}$ .



$$\begin{aligned}
 y &= \overline{\bar{A}B + A\bar{B}} \\
 &= \overline{A \odot B} \\
 &= A \odot B
 \end{aligned}$$




$$\bar{A}\bar{B} + A\bar{B}$$

# Basic Operational Characteristics & Parameters

## 1) Noise margin

CMOS :- (I/P & O/P logic levels for CMOS)



$V_{IH}(min)$  (High level I/P voltage) :- It is the minimum voltage level required at the I/P of a gate for that I/P to be treated as a logic 1. Any voltage below this level will not be accepted as a logic 1 by the logic circuit.

$V_{OH}(min)$  (High level O/P voltage) :- It is the minimum voltage level required at the O/P of a gate for that O/P to be treated as logic 1. Any voltage below this level will not be accepted as logic 1 O/P.

## $V_{IL(max)}$ (Low level I/P Voltage)

(25)

It is the maximum voltage level that can be treated as logic '0' at the I/P of the gate. Any voltage above this level will not be treated as logic '0' I/P by the logic gate.

## $V_{OL(max)}$ (Low level O/P Voltage)

It is the maximum voltage level that can be treated as logic 0 at the output of the gate. Any voltage above this level will not be treated as a logic 0 output.

## Noise Margin


Noise is unwanted voltage that is induced in electronic circuits and can present a threat to the proper operation of the circuit. In order ~~to~~ not to be adversely affected by noise, a logic circuit must have a certain amount of noise immunity. Thus it is the ability to tolerate a certain amount of unwanted voltage fluctuation on its inputs without changing its O/P state.

So Noise margin can be defined as



"It is the maximum noise voltage added to the I/P signal of the digital circuit that does not cause undesirable change in the circuit O/P". It is expressed in Volts.

Ex: .



is It 2 I/Ps of AND gate are high O/P must be high. ( $> 4.4V$ )

But due to noise this O/P may drop to below 4.4V.

→ It can drop max up to 3.5V, because for another AND it will be used as I/P. If it drops below 3.5V it will be treated as ~~0~~ ~~logic~~ ~~0~~. So the entire O/P (Z) will be unacceptance. ~~0~~ Wrong.


So a margin is given in a

(ii) tolerance is given:

$$V_{NH} = V_{OH(min)} - V_{IH(max)}$$

High level noise margin  
 ex: -  $V_{NH} = 4.4 - 3.5 = 0.9V$

Similarly



$$V_{NL} = V_{IL(max)} - V_{OL(max)}$$

The OP of AND should be zero as one 'Low' OP is given. It should be (0V - 0.33V). But if due to noise it exceeds 0.33V, it can go up to max 1.5V, not beyond that. Because for second AND gate,  $V_{IL(max)} = 1.5V$ , if it exceeds 1.5V, the second AND gate treat this as unacceptable, The entire OP goes wrong.



So the low level noise margin is defined as

$$V_{NL} = V_{IL(max)} - V_{OL(max)}$$

Ex:-  $V_{NL} = 1.5V - 0.33V$

$$V_{NL} = 1.17 \text{ Volt}$$

### 2) Propagation Delay:

\* Shift register using (4 clock)

A pulse through a gate takes a certain amount of time to propagate from i/p to o/p. This interval of time is known as propagation delay of the gate.


It is the average transition delay time  $t_{pd}$ , expressed by

$$t_{pd} = \frac{t_{PLH} + t_{PHL}}{2}$$

Where  $t_{PLH}$  is the signal delay time when the o/p goes from logic 0 to a logic 1 state.



And  $t_{PHL}$  is the signal delay time when  $Q$  goes from a logic 1 to logic 0 state.



$t_{PHL}$  Propagation delay in an inverter



$F_{an-in}$  of a logic gate is defined as the number of inputs that can be connected to a gate without any degradation in the normal operation.


$F_{an-in}$  of a logic circuit is defined as the number of i/p's that the gate is designed to handle.

Fan-out


Also called

The fan-out (loading factor) of a logic gate is defined as the maximum number of standard loads the output of the gate can drive without impairing its normal operation.

A standard load is usually specified as the amount of current needed by an input of other gate of the same IC family. If a gate is made to drive more than this number of gates, the performance of the gate is not guaranteed.



(a) Current sourcing in High state



(b) Current sinking in Low state

Fig:1



Fan-out may be High state fan-out i.e. (31) the fan-out of the gate when its O/P is Logic 1, or it may be Low state fan-out i.e. the fan-out of the gate when O/P is logic 0.

The smaller of these two numbers is taken as the actual fan-out. The driving gate sinks current when it is in Low state & sources current when it is in High state.

$$\text{High state fan-out} = \frac{I_{OH}(\text{max})}{I_{IH}}$$

Where  $I_{OH}(\text{max})$  is the max current that the driver gate can source when it is in 1 state, and  $I_{IH}$  is the current drawn by each driven gate from driver gate.

$$\text{Low state fan-out} = \frac{I_{OL}(\text{max})}{I_{IL}}$$

Where  $I_{OL}(\text{max})$  is the maximum current that the driver gate can sink when its O/P is a logic 0 and  $I_{IL}$  is the current drawn from each driven gate by the driver gate. Figure 1 depicts the current sourcing and current sinking actions for the TTL 7400 NAND gate.



Q.1) Which of the following can be the name of an entity?

- (i) NAND X → Keyword
- (ii) NAND-gate ✓
- (iii) NAND gate → Space is there bet<sup>n</sup> 2 words
- (iv) 2NAND → Can't start an entity with numerical number
- (v) @NAND → X Can't start with special character

2) Write the correct syntax for entity declaration?

```
Entity entity-name
Port ( signal-names : signal-modes;
      signal-names : signal-modes )
End entity;
```

Ans: Entity entity-name (is)

```
Port ( signal-names : signal-modes;
      signal-names : signal-modes ) ;
End entity entity-name;
```

3) Sensitivity list of a process contains

- (a) Constants
  - (b) Signals
  - (c) Variables
  - (d) Literals
- Ans: (b) Signals

Process Statement on 4:1 mux

(behavioral modelling)  
 Process (I, S) } Signals


$i = I_P (I_0, I_1, I_2, I_3)$   
 $S \rightarrow$  select line ( $S_0, S_1, S_2, S_3$ )

4) Difference between Concurrent & Sequential Statements:-

Concurrent Statements are defined inside Architecture.  
 Sequential Statements are defined inside process.


Concurrent Statements:-

- Simple signal assignment statement
- Conditional signal assignment statement
- Select statement



Sequential Statements


- VHDL process
- Sequential signal assignment statement
- Variable assignment statement
- If statement
- Case statement
- Simple for loop statement



5) Design a asynchronous counter which counts the sequence 1, 3, 5, 7, ... 1, 3, 5, 7, ... & so on.

Ans: We require 3 F/Fs which can count 000 to 111. We have to take preset & clear switches into account for design. For 1, 3, 5, 7, the preset & clear should be closed operation.

(i) i.e.  $\overline{PRE} = 1$ , &  $\overline{CLR} = 1$   
 (ii) when after '7', we have to forcibly go to more of 000.



$\overline{PRE}_2 = 1$	} So that
$\overline{CLR}_2 = 0$	
$\overline{PRE}_1 = 1$	} So that
$\overline{CLR}_1 = 0$	
$\overline{PRE}_0 = 0$	} So that
$\overline{CLR}_0 = 1$	

(iii) For next case, i.e. 2, 4, 6, we don't care because they will never occur.

When 2 comes  $\rightarrow$  it will stop at 3  
 4 "  $\rightarrow$  " " " 5  
 6 "  $\rightarrow$  " " " 7


3	5	7
010	100	110
↓ ↓ ↓	↓	↓
011	101	111
$\overline{PRE}_2 = 1, \overline{CLR}_2 = 0$	$\overline{PRE}_2 = 0$	$\overline{PRE}_2 = 0$
$\overline{PRE}_1 = 0, \overline{CLR}_1 = 1$	$\overline{CLR}_2 = 1$	$\overline{CLR}_2 = 1$
$\overline{PRE}_0 = 0, \overline{CLR}_0 = 1$	$\overline{PRE}_1 = 1$	$\overline{PRE}_1 = 0$
	$\overline{CLR}_1 = 0$	$\overline{CLR}_1 = 1$
	$\overline{PRE}_0 = 0$	$\overline{PRE}_0 = 0$
	$\overline{CLR}_0 = 1$	$\overline{CLR}_0 = 1$




35

$Q_2$	$Q_1$	$Q_0$	$\overline{PRE2}$	$\overline{CLR2}$	$\overline{PRE1}$	$\overline{CLR1}$	$\overline{PRE0}$	$\overline{CLR0}$
0	0	0	1	0	1	0	0	1
0	0	1	1	1	1	1	1	1
0	1	0	1	0	0	1	0	1
0	1	1	1	1	1	1	1	1
1	0	0	0	1	1	0	0	1
1	0	1	1	1	1	1	1	1
1	1	0	0	1	0	1	1	1
1	1	1	1	1	1	1	1	1

Solving K-Map




$\overline{PRE2} = Q_2 + Q_0$




$\overline{CLR2} = Q_2 + Q_0$


Similarly




$\overline{PRE1} =$



$\overline{CLR1} =$






$\overline{PRE0} =$




$\overline{CLR0} =$

Then Design the Ckt accordingly



6) Design a Synchronous Counter that counts 1, 3, 5, 7, ...

Ans:



Present State

Next State

Required Excitation

Present State	Next State	$J_2, K_2$	$J_1, K_1$	$J_0, K_0$
$Q_2, Q_1, Q_0$	$Q_2, Q_1, Q_0$			
0 0 1	0 1 1	0 x	1 0	x 0
0 1 1	1 0 1	1 0	0 1	x 0
1 0 1	1 1 1	x 0	1 0	x 0
1 1 1	0 0 1	0 1	0 1	x 0

Rest Cases

Don't Care

000	x x x	x x	x x	x x
010	x x x	x x	x x	x x
100	x x x	x x	x x	x x
110	x x x	x x	x x	x x

J<sub>2</sub>      In terms of  
(Process state  $a_2$  or  $a_0$ )

K<sub>2</sub>

	$a_1 a_0$	00	01	11	10
$a_2$	0	X	0	1	X
	1	X	X	0	X

	$a_1 a_0$	00	01	11	10
$a_2$	0				
	1				

J<sub>1</sub>

	$a_1 a_0$	00	01	11	10
$a_2$	0				
	1				

K<sub>1</sub>

	$a_1 a_0$	00	01	11	10
$a_2$	0				
	1				




J<sub>0</sub>

	$a_1 a_0$	00	01	11	10
$a_2$	0				
	1				

K<sub>0</sub>

	$a_1 a_0$	00	01	11	10
$a_2$	0				
	1				

Determine the CMF





71

Design a synchronous 3 bit up-down counter

We have a mode signal M

If  $M = 0 \rightarrow$  down counter

If  $M = 1 \rightarrow$  up counter

If  $M = 0$ ,  $000 \rightarrow 111$

If  $M = 1$ ,  $000 \rightarrow 001$

Required excitation

Present state $Q_2 \ Q_1 \ Q_0$	Mode $M$	Next state			Required excitation					
		$Q_2$	$Q_1$	$Q_0$	$J_2$	$K_2$	$J_1$	$K_1$	$J_0$	$K_0$
000	0	1	1	1						
000	1	0	0	1						
001	0	0	0	0						
001	1	0	1	0						
010	0	0	0	1						
010	1	0	1	1						
011	0	0	1	0						
011	1	1	0	0						
100	0	0	1	1						
100	1	1	0	1						
101	0	1	0	0						
101	1	1	1	0						
110	0	1	0	1						
110	1	1	1	1						
111	0	1	1	0						
111	1	0	0	0						

Solving

(in terms of present state)  
Solve  $Q_2, Q_1, Q_0, Q_0 M$

$$J_2 = \bar{Q}_1 \bar{Q}_0 \bar{M} + Q_1 Q_0 M$$

$$K_2 = \bar{Q}_1 \bar{Q}_0 \bar{M} + Q_1 Q_0 M$$

$$J_1 = \bar{Q}_0 \bar{M} + Q_0 M$$


$$K_1 = \bar{Q}_0 \bar{M} + Q_0 M$$

$$J_0 = 1$$

$$K_0 = 1$$

Then design the CLK

M



8) Design  $\leftarrow$  4 bit BCD to Excess-3 Code Converter

Let	<u>BCD</u>	Code	<u>B<sub>4</sub></u>	<u>B<sub>3</sub></u>	<u>B<sub>2</sub></u>	<u>B<sub>1</sub></u>
			<u>X<sub>4</sub></u>	<u>X<sub>3</sub></u>	<u>X<sub>2</sub></u>	<u>X<sub>0</sub></u>
		Excess-3				

For 0000  $\rightarrow$  0011 (Add '3' with BCD number)  
(BCD) (Excess 3 code)

$B_4$	$B_3$	$B_2$	$B_1$		$X_4$	$X_3$	$X_2$	$X_1$
0	0	0	0	+3	0	0	0	0
0	0	0	1	+3	0	1	0	1
0	0	1	0	+3	0	1	0	0
0	0	1	1		0	1	1	0
0	1	0	0		0	0	1	1
0	1	0	1		1	0	0	0
0	1	1	0		1	0	0	1
0	1	1	1		1	0	1	0
1	0	0	0		1	0	1	0
1	0	0	1		1	1	0	0

Rows are

don't

care


Inverted  
BCD

1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

Solving the K-Map for  $X_4, X_3, X_2,$   
 $X_1$  in terms of  $B_4, B_3, B_2, B_1$ , where



X<sub>4</sub>



$$X_4 = \cancel{B_4 \bar{B}_3} + B_4 + B_3 B_1 + B_3 B_2$$

$$\therefore X_4 = B_4 + B_3 B_2 + B_3 B_1$$

Similarly

$$X_3 = B_3 \bar{B}_2 \bar{B}_1 + \bar{B}_3 B_1 + \bar{B}_3 B_2$$

$$X_2 = \bar{B}_2 \bar{B}_1 + B_2 B_1$$

$$X_1 = \bar{B}_1$$

The circuit can be designed

for  $X_4$ ,  $X_3$ ,  $X_2$ , and  $X_1$  in terms of  $B_4$ ,  $B_3$ ,  $B_2$  and  $B_1$ .


9) Design a 3 bit  $\Delta$  up/down Counter using  
 -ve edge triggered FFs

Ans: If  $M=0$ , down }  
 If  $M=1$ , up }  
 Counter

M	$y_1$	$y_2$
0	$\bar{Q}_0$	$\bar{Q}_1$
1	$Q_0$	$Q_1$

$$y_1 = \bar{M} \bar{Q}_0 + M Q_0$$

$$y_2 = \bar{M} \bar{Q}_1 + M Q_1$$




Similarly

Using  
 Connector

the edge  
 will be exactly

trigger  
 removed.



$$y_2 = \bar{M} \bar{Q}_1 + M Q_1$$

$$y_3 = \bar{M} \bar{Q}_2 + M Q_2$$

10) Design a Combinational circuit to produce 2's complement of a 4-bit binary number.

Ans: Let the 4-bit Binary Number represented by ABCD & 4-bit O/P ~~be~~ EFGH 2's complement of that number be

i/p				o/p			
A	B	C	D	E	F	G	H
0	0	0	0	0	0	0	0
0	0	0	1	1	1	1	1
0	0	1	0	1	1	0	1
0	0	1	1	1	1	0	0
0	1	0	0	1	0	1	1
0	1	0	1	1	0	1	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	0	0
1	0	0	0	0	1	1	1
1	0	0	1	0	1	1	0
1	0	1	0	0	1	0	1
1	0	1	1	0	1	0	0
1	1	0	0	0	0	1	1
1	1	0	1	0	0	1	0
1	1	1	0	0	0	0	1
1	1	1	1	0	0	0	0

2's Complement





Solving the K-map for E, F, G, H in terms of A, B, C, D, we have

$$E = A\bar{B}\bar{C}\bar{D} + \bar{A}B + \bar{A}D + \bar{A}C$$

$$F = B\bar{C}\bar{D} + \bar{B}D + \bar{B}C$$

$$G = \bar{C}D + CD$$

$$H = D$$

→ Now we can design the circuit with OP A, B, C, D a OP E, F, G, H.

