


Sequential Logic cut :-

→ In sequential logic cut the o/p not only depends upon the present i/p but also depends on the past i/p.

→ Although every digital system is likely to have combinational cuts, most systems encountered in practice also include storage elements.



→ ~~It is~~ A block diagram of sequential cut is shown in fig. It is a ~~combination~~ combination of a combinational logic cut and memory element.

→ Therefore, the o/p of the sequential logic cut depends on the present state of i/p and state of the memory element.

→ The state of memory element in term depends on the previous state o/p, which in term depends on the previous state i/p.

→ The Basic sequential logic cuts are Latch and flip-flops.

Latches :-


→ A latch is a type of temporary storage device that has 2 stable states (bistable)

→ Two stable states are **SET (1)** and **RESET (0)**. they can retain either of these states indefinitely, making them useful as storage devices.

→ For storing 1 bit data, latch is used.
SR Latch :-

→ The SR Latch is a circuit with 2 cross-coupled NOR gates or two cross-coupled NAND gates.

→ It has 2 inputs labeled S for Set and R for Reset



S (Set)

R (Reset)

Jump

S	R	Q _{n+1}	Q̄ _{n+1}	Remarks
0	0	Q _n	Q̄ _n	No change
0	1	0	1	Reset
1	0	1	0	Set
1	1	0	0	Invalid

→ In this case, it acts as storage element


NOT used

Explanation: -

Let $S=0, R=0, Q=0$

~~Since $Q=0, \bar{Q}=1$,~~

Now clp for ~~1st~~ ^{2nd} NOR gate is $0, 0$



~~$Q=0$~~

NOR gate

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

clp of

~~1st~~ ^{2nd} NOR gate = 1

for ~~1st~~ ^{first} NOR gate i/p is $0, 1$

clp will be

The

S

R

Q_{n+1}

Q_n


Remarks

No change

S	R	Q _{n+1}	Q _n	Remarks
0	0	Q _n	Q _n	Remains unchanged

Case - II

$S = 0$, $R = 1$, $Q = 1$



Let $Q = 1$

i/p for 2nd NOR gate is $1, 0$
o/p is 0.

Now i/p for first NOR gate is $1, 0$
(because o/p of 2nd NOR gate connected to first NOR gate)

o/p of first NOR gate is 0.

Now the 0 which is connected to 2nd NOR gate i.e. $0, 0$ i/p.

o/p of 2nd NOR gate will be 1.


$Q = 0$, $\bar{Q} = 1$

is reset to 0.

S	R	Q_{n+1}	\bar{Q}_{n+1}	Remark
0	1	0	1	Reset.

Case - III

$S = 1, R = 0, Q = 0, \bar{Q} = 1$



$Q = 0$
 off for 2nd gate is 0, 1
 off of 2nd NOR gate is 0

Now, off for first gate is 0, 0
 off of 1st NOR gate is 1


Now off for 2nd gate is 1, 1
 off of 2nd NOR gate is 0

$\therefore Q$ is set to 1.

S	R	Q_{n+1}	\bar{Q}_{n+1}	Remarks
1	0	1	0	Set

1	0	1	0
---	---	---	---


$S = 1, R = 1, Q = 0$



$Q = 0$	flip for 2nd	NOR gate is	0, 1
	of 1	" "	0
Now	flip for first	NOR gate is	1, 0
	of first	NOR gate is	0

From now onwards the flip & of both will remain at 0, 0. Invalid.


Because \bar{Q} should be complemented of Q , but both remain at 0, 0.



Another explanation when both ops are 0, 0, and we give $R=0, S=0$

then it should retain the value 0, 0, as $R=0, S=0$ is the requirement for a latch behaving as memory device. But the op is 0, 1, which is not expected, so $S=1, R=1$ is never used. It is a useless or invalid flip.


SR Latch with NAND gates: -



S	R	Q_{n+1}	\bar{Q}_{n+1}	Remark
0	0	1	1	Invalid
0	1	1	0	Reset
1	0	0	1	Set
1	1	Q_n	\bar{Q}_n	No change

S	R	Q_{n+1}	\bar{Q}_{n+1}	Remark
0	0	1	1	Invalid / unused
0	1	1	0	Set
1	0	0	1	Reset
1	1	Q_n	\bar{Q}_n	No change → Used memory element.

SR Latch with Control CP




C	S	R	Q_{n+1}	\bar{Q}_{n+1}	Remark
0	X	X	Q_n	\bar{Q}_n	No change
1	0	1	0	1	Reset
1	1	0	1	0	Set
1	1	1	1	1	Invalid

If $C=0$, Control Signal, What ever be the value of S & R (X, X), $X \rightarrow$ Don't Care, the O/P remains unchanged.

($C=0$, O/P of 2 NAND gates is 1, 2) \rightarrow No change

Second, 2 NAND gates) \rightarrow total



Remark	Q_{n+1}	\bar{Q}_{n+1}	C	S	R
No change	Q_n	\bar{Q}_n	X	0	0
Reset	0	1	0	1	0
Set	1	0	0	0	1
Invalid	1	1	1	1	1

Control signal not needed, if clock is not needed, it can be removed.

D Latch


→ One way to eliminate the undesirable condition of indeterminate / invalid config in SR Latch is to ensure that S & R should never be equal.

→ This is done by D latch.

→ It has 2 I/Ps : D (Data)
C (Control)

2 O/Ps → Q & \bar{Q}


→ We have connected a NOT gate in between SR Latch to convert into D latch.




C	D	Q_{n+1}	\bar{Q}_{n+1}	Remark
0	X	Q_n	\bar{Q}_n	No change
1	0	0	1	'0' is latched
1	1	1	0	'1' is latched

If control is not enabled, it will remain as it is

If control is 1, $\begin{cases} D = 0, & Q = 0 \\ D = 1, & Q = 1 \end{cases}$




(SR Latch)



(D Latch)

Ques: - SR F/R



Clock	S	R	Q_n	\bar{Q}_n	Remark
0	X	X	Q_n	\bar{Q}_n	No change
↑	0	0	Q_n	\bar{Q}_n	No change
↑	0	1	0	1	Reset
↑	1	0	1	0	Set
↑	1	1	1	1	Invalid

2-mark - 2013
SP1

Difference between Latch & F/R

- The difference between latch and F/R is that latch does not have a clock signal, whereas F/R always have a clock signal.
- Latch is level triggered whereas F/R is edge triggered.

Flip-Flops (F/F)

- A sequential ^{circuit} is specified by time sequence of I/Ps, O/Ps & internal states.
- In synchronous sequential circuits, the change of internal state occurs in response to the synchronize clock pulses.
- Asynchronous sequential ^{circuit} don't use clock pulses. The change of internal state occurs when there is a change in the I/P variables.
- The memory elements in synchronous flip flops are clocked.
- The memory elements in asynchronous flip flops or time-delay elements are either unclocked or time-delay elements.
- The memory capability of a time-delay device is due to the finite time it takes for the signal to propagate through digital gates.
- An asynchronous sequential ^{circuit} is often resembles a combinational circuit with feedback.

128

→ The design of asynchronous sequential circuits is more difficult than that of synchronous circuits because of the timing problems involved in the feedback path.

→ In a properly designed synchronous system, timing problems are eliminated by triggering all F/Rs with the pulse edge.

→ Asynchronous circuits are used when speed of operation is important, especially in those cases where the digital system must respond quickly without having to wait for clock pulse.

→ They are more economical to use in small independent systems that require only a few components, as it may not be practical to go the expense of providing a circuit for generating clock pulses.

→ Digital designers often produce a mixed system where some part of the synchronous system has the characteristics of an asynchronous circuit.

An Summary

Synchronous Sequential Ckts


- 1) The change of internal state occurs in response to the synchronized clock pulses.
- 2) The memory elements in synchronous ckt are clocked R/Fs.
- 3) ~~The design~~ The timing problems are eliminated by triggering all R/Fs with pulse edge. So this type of ckt is easier to design.
- 4) ~~Ckts~~ have less speed, because they depend on clock pulse. These ~~ckt~~ designs are costly, because they need additional ckt for generating clock pulse.
- 5) Ex: SR R/F, D R/F, T R/F, JK R/F, Synchronous Counters etc.

Asynchronous Sequential Ckts


- 1) The change of internal state occurs when there is a change in the i/p variables.
- 2) The memory elements in asynchronous ckt are either unclocked R/Fs or time-delay elements.
- 3) The design of this type ckt is more difficult because of timing problems involved in the feedback path.
- 4) These ckt are used when speed of operation is required. Because it does not have to wait for clock pulse. ~~ckt~~ designs are more economical, because they don't require ckt for generating clock.
- 5) Ex: - SR Latch, D-latch, etc. Asynchronous Counter, etc.

EDGE - Triggered FFs


Flip flops are synchronous bistable devices, also known as bistable multivibrators. In this case, the term synchronous means that the o/p changes state only at a specified point on a triggering i/p called the clock, which is designated as a Control i/p, $C;$ that is, changes in the o/p occur in synchronization with the clock.



(a) S-R




(b) D




(c) J-K


(Fig 1: +ve edge triggered FFs)



(a) S-R




(b) D



(c) J-K

(Fig 2: -ve edge triggered FFs)



→ The S and R flip-flops of the SR F/R are called synchronous flip-flops because the data on these flip-flops are transferred to the flip-flop's output only on the rising edge of the clock pulse.

Clock	S	R	Q_{n+1}	\bar{Q}_{n+1}	Remark
0	X	X	Q_n	\bar{Q}_n	No change
↑	0	0	Q_n	\bar{Q}_n	No change
↑	0	1	0	1	RESET
↑	1	0	1	0	SET
↑	1	1	?	?	Invalid

→ When no clock pulse is given, whatever may be the value of S & R the output is unchanged or remains same.


→ When clock signal is given and

S is HIGH and R is LOW, the ¹³² Q of P goes HIGH on the rising edge of the clock pulse and the F/R is SET.

When S is LOW and R is HIGH the Q of P goes LOW on the rising edge of the clock pulse, and the F/R is RESET.

When both S and R are LOW, the Q of P does not change from its previous state.

An invalid condition exists when both S and R are HIGH.



Generation of narrow spike

A narrow positive spike is generated at the rising edge of the clock using a pulse transition detector. It consists of an inverter and a AND gate.







Fig: - Generation of narrow spikes at the +ve going transition of the clock pulse. (inverter produces a delay of

→ The few nano seconds. The AND gate produces an O/P spike that is HIGH only for a few nano seconds, when both CLK and CLK-bar are HIGH. This results in narrow spike at the O/P of AND gate which occurs at the +ve - going transition of the clock signal.


→ Similarly, a narrow +ve spike is generated at the falling edge of the clock by using an inverter and an AND gate.



A	B	\bar{A}	\bar{B}	$\bar{A} \cdot \bar{B}$	o/p
1	1	0	0	0.0	0
1	0	0	1	0.1	0
0	0	1	1	1.1	1

Fig - Generation of a narrow spike at the falling transition of the clock pulse.

Q/1) Determine the Q & \bar{Q} waveforms of the S-R P/R. Assume that the two edge triggered P/R initially Reset.



1. At Clock Pulse 1, $S = \text{LOW}$, $R = \text{LOW}$
 Q remains Low. (No change case)

~~2. At Clock Pulse 2, (Edge),~~

2. This will continue till another edge of Clock pulse is arrived because transition takes place at the +ve edge

3. So at ~~the~~ +ve edge of Clock pulse 2, $S = \text{LOW}$, $R = \text{HIGH}$, Q is LOW.

4. At Clock pulse 3, $S = 1$, $R = 0$, O/P is HIGH or SET.

5. At Clock pulse 4, $S = 0$, $R = 1$, $Q = \text{RESET}$

5. " " 5, $S = 1$, $R = 0$, $Q = \text{SET}$


6. " " 6, $S = 1$, $R = 0$, $Q = \text{SET}$

∴ Q stays HIGH.


Once Q is determined, \bar{Q} is simply the complement of Q .

A.W 1) Determine Q & \bar{Q} for the S and R r/p's of the previous question if the R/P R is -ve edge triggered

draw



Ans :-



The Edge Triggered D Flip Flop

The D flip flop is useful when a single data bit (1 or 0) is to be stored. The edge triggered D flip flop has one i/p terminal. It may be obtained from an S-R flip flop by just putting one inverter between S and R terminal.






Fig 1:-

(a) D flip flop from S-R flip flop


(b) Logic symbol

This F/F has only one synchronous call called 'D' (Data), in addition to the clock.

Clock	D	Q_{n+1}	\bar{Q}_{n+1}	Remark
0	X	Q_n	\bar{Q}_n	No change
↑	0	0	1	RESET → '0' is stored.
↑	1	1	0	SET → '1' is stored.



Q/2) Given the waveform in figure below, for the D I/P and the clock, determine the O/P if the F/F starts out RESET.




(a) D
(b) Q

The edge triggered F/F

The Edge Triggered J-K F/R

The functioning of the J-K F/R is identical to that of the S-R F/R, except that it has no invalid state like S-R F/R.



+ve edge triggered

Fig 1: - Logic symbol of J-K F/R.

Truth table

Clock	J	K	Q_{n+1}	\bar{Q}_{n+1}	Remark
0	X	X	Q_n	\bar{Q}_n	No Change
↑	0	0	Q_n	\bar{Q}_n	No Change
↑	0	1	0	1	RESET
↑	1	0	1	0	SET
↑	1	1	\bar{Q}_n	Q_n	Toggle

All the cases are identical to S-R F/R.

But in case $J=1, K=1$, the F/R toggles i.e. it goes to opposite state of the

present state.

Ex: If

$Q = 0$ and $J=K=1$,

$Q = 1$, and $J=K=1$,


$Q \rightarrow 1$ goes to

$Q \rightarrow 0$ goes to

A -ve edge triggered J-K FF Operates ¹³⁹
 in the same way as a +ve edge
 triggered J-K FF except that the changes
 of the state takes place at the -ve
 going edge of the clock pulse. In the


truth table of -ve edge triggered J-K FF
 the arrows point downwards.

J-K FF Using SR FF




Ckt diagram


SR FF



Ex: 1) The waveforms in fig 2 are applied to J, K and clock r/ps as indicated. Determine the Q o/p, assuming that the F/R is initially RESET.




Ans:-




Prq 21- o/p of -ve edge toggging J-K F/R

The edge-toggging T-F/R
 A T-F/R has a single control r/p, labelled T for toggle. This is special case of J-K F/R. The T F/R can be obtained from J-K F/R by connecting the J and K together and labelling the common connection as T.



(a) T-FF form J-K FF





(b) Logic Symbol of T FF

→ When $T=1$, i.e. $J=K=1$, This is the toggle case of J-K FF. So when $T=1$, the FF toggles on every new cycle.

When $T=0$, i.e. $J=0, K=0$, This is the no change case of J-K FF.

So when $T=0$, the FF remains in whatever state it was before.

Clock	T	Q_{n+1}	\bar{Q}_{n+1}	Remark
0	X	Q_n	\bar{Q}_n	No Change
↑	1	\bar{Q}_n	Q_n	Toggle
↑	0	Q_n	\bar{Q}_n	No Change



T triggering

The momentary change in control T of a latch or R/S to switch it from one state to other is called trigger and the transition it causes is said to trigger the R/S.


The process of applying the control signal to change the state of a R/S is called triggering. There are two types of

- triggering: 1) Level triggering 2) Edge triggering.

in level triggering, the flip signal 143 affect the flip only when the clock is at logic 1 level.

In edge triggering, the flip signal affects the flip only if they are present at the +ve going & -ve going edge of the clock pulse.


→ (Like in lab breadboard giving 1)




(+ve ~~edge~~ level triggering)



(-ve level triggering)



(+ve edge triggering)



(-ve edge triggering)

Remark - BPUT

Latch

- 1) Latch does not have a clock signal.
- 2) Latch is ^{always} level triggered

FF

- 1) FF always have a clock signal
- 2) FF is ^{always} edge triggered.

Characteristics Equations of FFS.


1) S-R FFS

A table which lists the present state, the next state & the excitations of a FFS is called the excitation table.

To obtain the characteristic eqⁿ of a FFS ~~write the~~ form the excitation table, draw the K-map for next state of the FFS in terms of its present state & inputs and simplify it. (Not required for our reference)

Present State	Inputs		Next State	Remarks
	S	R	Q _{n+1}	
0	0	0	0	No change
0	0	1	0	Reset
0	1	0	1	Set
0	1	1	X	Invalid
1	0	0	1	No change
1	0	1	0	Reset
1	1	0	1	Set
1	1	1	X	Invalid

X → Don't Care.




$$Q_{n+1} = S + Q_n \bar{R}$$

$$\therefore Q_{n+1} = S + \bar{R} Q_n$$

This is the characteristic eqⁿ of SR F/F.

2) D F/F

Present State Q_n	inputs		Next State Q_{n+1}	Remarks
	D			
0	0		0	'0' is latched
0	1		1	'1' is latched
1	0		0	'0' is latched
1	1		1	'1' is latched



$$Q_{n+1} = D$$

→ Characteristic eqⁿ of D F/F

3)

J-K F/R

Present State Q_n	Inputs J K		Next State Q_{n+1}	Remark
	0	0 0	0	
0	0 1	0	Reset	
0	1 0	1	Set	
0	1 1	1	Toggle	
1	0 0	1	No change	
1	0 1	0	Reset	
1	1 0	1	Set	
1	1 1	0	Toggle	

Q_n	JK 00	01	11	10
0			1	1
1	1			1

$$Q_{n+1} = J \bar{Q}_n + \bar{K} Q_n$$

4)

T - F/R

Present State Q_n	Inputs T	Next State Q_{n+1}	Remark
0	0	0	No change
0	1	1	Toggle
1	0	1	No change
1	1	0	Toggle

	T	0	1
Q _n	0		1
1	1		

$$Q_{n+1} = T \bar{Q}_n + \bar{T} Q_n$$

Summary

	FIR	Characteristics eqn
1)	SR	$Q_{n+1} = S + \bar{R} Q_n$
2)	D	$Q_{n+1} = D$
3)	JK	$Q_{n+1} = J \bar{Q}_n + \bar{K} Q_n$
4)	T	$Q_{n+1} = T \bar{Q}_n + \bar{T} Q_n$

Asynchronous inputs


The S-R, D, J-K & T flip-flops are called asynchronous flip-flops because their effect on the flip-flop output is synchronized with clock input.

(Most IC flip-flops also have one or more asynchronous inputs. These asynchronous inputs affect the flip-flop output independently of the clock input. These asynchronous inputs can be used to SET the flip-flop to 1 state or RESET the flip-flop to the '0' state at any time regardless of the condition at the other inputs.)

→ In other words, we can say that the asynchronous inputs are Override i/p, which can be used to override all the other i/p in order to place the F/R in one state or other.

→ They are normally labelled as PRESET (Set to 1) and CLEAR (Set to 0).

→ The logic symbol and truth table of a J-K F/R with Active Low PRESET and CLR i/p is shown in figure.



Since Active Low preset and clear i/p, ~~When~~ $\overline{PRE} = 0$

When at \overline{PRE} terminal 0 is given, it set the F/R to 1.

Similarly, when $\overline{CLR} = 0$, it set the F/R to 0.


→ ~~When~~ $\overline{PRE} = 0$ and $\overline{CLR} = 0$, This condition is never used, since it can result in an invalid state. (Both set and reset at a time can't be possible)

→ When $\overline{PRE} = 1$, $\overline{CLR} = 1$, that means both asynchronous i/p are inactive

Now the behaves as normal J-K operation. In other words, the clocked operation can take place.

\overline{PRE}	\overline{CLR}	F/R Response
0	0	Not used.
0	1	$Q = 1$ (i.e. F/R is set)
1	0	$Q = 0$ (i.e. F/R is reset)
1	1	Clocked operation (i.e. normal F/R)

ACTIVE HIGH PRESET & CLEAR




-ve edge triggered
J-K F/F with active high preset and clear i/p's

\overline{PRE}	\overline{CLR}	F/R Response
0	0	Clocked operation
0	1	$Q = 0$, RESET
1	0	$Q = 1$, SET
1	1	Not used.


When $\overline{PRE} = 1$, it works, it sets F/R to 1
 $\overline{CLR} = 1$, " works and sets F/R to 0.

Ex :- For the +ve edge triggered JK flip flop with preset and clear inputs in figure below, determine the Q o/p for the inputs shown in timing diagram in part (a)

If Q is initially low.



Ans :-



(1) During clear pulse 1, 2, 3, PRE is low, so PRE is set regardless of synchronous J & K PRE


21) \overline{R} Clock Pulse, 4, 5, 6, 7, since 157
 J=1, K=1, Toggle operation takes place
 at the +ve edges.

32) Between 7 & 8 Pulse, $\overline{CLR} = 0$
 So the R/R is reset regardless of
 the asynchronous i/p's.
 f Triggering. 7
 START


Differential Latch / R/R

Latch

- 1) Latch doesn't have a clock signal. It may have 2 control i/p's.
- 2) It is always level triggered.
- 3) The o/p changes till the level of +ve pulse or -ve pulse.



(SR Latch) (D Latch)




(SR Latch with control i/p) (D Latch with control i/p)


57) Race around problem occurs in level triggered latch.

R/R

- 1) R/R always have a clock signal.
- 2) It is always edge triggered.
- 3) The o/p changes at the +ve edge or -ve edge of the pulse.



(+ve edge triggered SR R/R)




(-ve edge triggered D R/R)

57) No race around problem occurs in R/R.


Race Around Condition

For a J-K Latch/FF Consider the assignment $J=K=1$. If the width of the clock pulse t_p is too long, the state of the FF will keep on changing from 0 to 1, 1 to 0 and so on. and at the end of the clock pulse, its state will be uncertain. This phenomenon is called race around condition.



When $J=1$, $K=1$, ~~clock is~~

In the $t_{p/2}$ half cycle of clock \sim control $\sim t_p$.



\rightarrow Let's assume $Q=0$, $\bar{Q}=1$

~~$J=1, K=1, C=1, Q^* = 0, \bar{Q} = 1, \Rightarrow Q^* = 0$~~

~~$J=1, K=1, C=1, Q=0, \Rightarrow$~~

Referring to above figure

$J=1, C=1, \bar{Q} = 1 \Rightarrow Q^* = 0$

$K=1, C=1, Q = 0 \Rightarrow \bar{Q}^* = 1$

Then for a SR latch using NAND gate if the inputs are 0 & 1 o/p are 1 & 0. So $Q = 1, \bar{Q} = 0$ 153

→ Now $Q \rightarrow$ } toggled from $\begin{bmatrix} 0 \\ 1 \end{bmatrix} \rightarrow \begin{bmatrix} 1 \\ 0 \end{bmatrix}$
 $\bar{Q} \rightarrow$

→ Since the clock width t_p is high, i.e. t_p is too long compared to the propagation delay (τ) of each NAND gate again this 1 & 0 inputs are fed to the SR latch.

→ $J=1, C=1, \bar{Q}=0, Q^* = 1$

→ $K=1, C=1, Q=1, \bar{Q}^* = 0$

Now if 1 & 0 is given to SR latch, o/p is 0 & 1.

→ In this way, till the pulse is high o/p toggles from $01 \rightarrow 10 \rightarrow 01 \rightarrow 10 \dots$


If initially $Q=1, \bar{Q}=0$, it toggles from

$10 \rightarrow 01 \rightarrow 10 \rightarrow 01 \dots$

→ So the o/p is unpredictable when $J=1, K=1$ & pulse width $>$ propagation delay.

To avoid race around condition


(i) $t_p < \tau$ ($t_p = \text{Pulse width}$ $\tau = \text{Propagation delay}$)
 In other way if the clock has a period



$\frac{T}{2} < \tau$

- (ii) Using Edge triggering
- (iii) Using Master-Slave & latch / FF
 (Increase the delay by 2 set of FFs)
 i.e why we are using edge triggered FFs rather than latches.

Waveform of Race around Condition



Master Slave latch / (P/R)




Fig 1: Master Slave J-k latch / P/R








Fig 2: Master Slave latch / P/R using SR (latch)

A Master Slave J-K F/R is triggered in fig 1. The truth table operation is the same that for the edge triggered J-K F/R except for the way of clock.

Truth table

J	K	CLK	O/P		Remarks
			Q_{n+1}	\bar{Q}_{n+1}	
0	0		Q_n	\bar{Q}_n	No change
0	1		0	1	RESET
1	0		1	0	SET
1	1		\bar{Q}_n	Q_n	Toggle


This type of RFF is composed of two sections, the master section and the slave section. The master section is a J-K latch and the slave section is a S-R latch with control i/p. except that it is clocked on inverted clock pulse and is controlled by the outputs of the master section rather than by external J-K i/p's.

→ The master section will assume the state determined by the J & K inputs, ~~beginning at~~ during the the half cycle of the clock pulse, and the previous i/p's Q & \bar{Q} .

→ The state of the master section is then transferred to the slave section of the clock.

→ At the the half cycle Master is ON but the o/p Q_M & \bar{Q}_M

will not transfer to Q & \bar{Q} 157
 because for slave we have no change i/p. ~~because~~ clock to
 slave is \neg is -ve pulse ~~as~~
 if is inverted o/p of the +ve ~~clock~~
 half cycle of the clock & if clock is zero for gated
 SR latch we have no change)
 → So during +ve half cycle of the
 clock o/p is unchanged.
 → During -ve half cycle of clock, clock = 0
 master has no change state. ~~the~~ but
 the slave is 00. Whatever the
 data at Q_M & \bar{Q}_M that is transferred
 to Q & \bar{Q} . The o/p Q is similar to -ve
 edge triggered FF, although no edge triggering is
 given.



Explanation

During Master R/P $CLK = 1, J = 1, K = 1$

Q. Assume $Q_M = 0$ Initially.

Since $J = 1, K = 1$, it will toggle, o/p is remains set till the $CLK = 1$.
During -ve half cycle, $CLK = 0$. So Q_M remains as it is.
And this process continues for the subsequent cycles.

Slave R/P

Assume $Q = 0$, Initially

During +ve half cycle of the clock, $CLK = 1$. So SR latch with control T/P i.e. Slave R/P is ~~SR~~ ^{no change} - ~~state~~.
So o/p remains same (no change)

During -ve half cycle of clock


$CLK = 0, \overline{CLK} = 1$, Now the Slave R/P will work, its o/p Q & \overline{Q} depends on Q_M & $\overline{Q_M}$. Q_M is = 1, $\therefore Q = 1$ (because for a SR latch with control T/P, if $S = 1 \Rightarrow Q = 1$ and if $S = 0 \Rightarrow Q = 0$)

~~and~~ ~~and~~ and this process continues.

The Q , \bar{Q} , \bar{Q} , \bar{Q} are observe, at 159
 is similar to $-ve$ edge triggered

J K F/F.

Counters



A digital counter is a set of F/Fs whose states changes in response to pulses applied at the CP to the counter.

The F/Fs are interconnected such that their combined state at any time is the binary equivalent of the total number of pulses that have occurred up to that time.

Thus, as its name implies, a counter is used to count pulses.

→ Application:-

✓ Digital watches, to create time delays, to produce non-sequential binary counts, to generate pulse trains and to act as free counters etc.

Counters may be asynchronous counters or synchronous counters.

→ In asynchronous counters, commonly called

'Ripple Counters', the first F/F is clocked by the external clock pulse and then each successive F/F is clocked by the O/P of the preceding F/F.

In synchronous counters, the clock is connected to all of the F/Fs so that they are clocked simultaneously.

Within each of these two categories, counters are classified primarily by the type of sequence, the number of states or the number of F/Fs in the counter.

Asynchronous Counter

Synchronous Counters

1) In this type of counter, F/Fs are connected in such a way that the O/P of the first F/F drives the clock for the second F/F, & O/P of 2nd drives the clock of 3rd & so on.

1) In this type of counter there is no connection between the O/P of the first F/F and clock O/P of the next F/F and so on.

2) All the F/Fs are not clocked simultaneously

2) All the F/Fs are clocked simultaneously.

3) Design & implementation is very simple even

3) Design & implementation becomes tiresome and complex as the number

for more number of states.

of state increases, ¹⁶¹

4) Main drawback of these counters is their low speed as the clock is propagated through a number of F/Fs before it reaches the last F/F.

4) Since the clock is applied to all the F/Fs simultaneously the total propagation delay is equal to the propagation delay of only one F/F. Hence they are faster.

Asynchronous Counter

'n' F/F have 2^n states.

1) 2 bit (Mod-4) Binary Counter

Fig 1 shows a 2-bit counter connected for asynchronous operation. Notice that the clock (CLK) is applied to the clock (CP) of only the first F/F, FF0, which





Fig. 1:- 2 bit asynchronous counter using J-K F/F.

\bar{Q}_0 is always the Least Significant Bit (LSB). 162

The second F/F, FF1, is triggered by the \bar{Q}_0 output of FF0. FF0 changes state at the +ve going edge of the clock pulse, but FF1 changes only when triggered by a +ve going transition of the \bar{Q}_0 output of FF0.

Since the two FFs are not triggered simultaneously, so the counter operation is asynchronous.

Timing diagram: - Fig 2.2 - Timing diagram for 2-bit binary counter



Explanation :-

J=1, K=1.

At the +ve edge of the clock, Q_0 will toggle ~~change~~. Assuming $Q_0=0$ initially it will be set to 1.

Since $Q_0 = 1$, $\bar{Q}_0 = 0$.
Since $\bar{Q}_0 = 0$, a 2nd FIF will not change its

OP so $Q_1 = 0$.
∴ for the 1st cycle $Q_0 = 1, Q_1 = 0$

Dummy 2nd Cycle.

At the +ve edge of 2nd cycle of the clock, Q_0 will toggle & becomes 0.
So $\bar{Q}_0 = 1$, for that cycle.

Now \bar{Q}_0 act as clock for 2nd FIF.
So it is active & toggle from '0' to 1.
 $Q_0 = 0, Q_1 = 1$

Dummy 3rd Cycle

$Q_0 = 1$ (Toggled from 0 to 1) ⇒ $\bar{Q}_0 = 0$.
 $Q_1 =$ will remain unchange. (As $\bar{Q}_0 = 0 \sim$ clock = 0)
 $Q_0 = 1, Q_1 = 1$

Dummy 4th Cycle

Q_0 will toggle to = 0, form 1 to 0.
 $Q_0 = 0, \bar{Q}_0 = 1$, Q_1 will toggle.
∴ $Q_0 = 0, Q_1 = 0$

Clock Pulse	MSB LSS	
	Q_1	Q_0
Initially	0	0
1	0	1
2	1	0
3	1	1
4 (recycle)	0	0

↑
up counter

Since it has 4 states 00, 01, 10, 11 It is mod-4 counter

→ Since it goes through a binary sequence, the counter is a binary counter. It actually counts the number of clock pulses up to 3 and on the 4th pulse it recycles to its original state ($Q_{0,20}, Q_{1,20}$). The term recycle refers to the transition of the counter from its final state back to its original state.

Note: - (i) Q_0 represents LSS ✓
 Q_1 " " MSB. ✓

(i) +ve edge triggered, o/p from \bar{Q}_0 → up counter ✓
 to clock


(ii) +ve edge " " , o/p from Q_0 → down counter ✓
 to clock

(iii) -ve edge triggered, o/p from \bar{Q}_0 → down counter ✓
 to clock


(iv) -ve edge triggered, o/p from Q_0 → up counter ✓
 to clock

3/ → [Remember the first one, rest can be found out by making a single change " up counter → down counter or vice versa.]

→ Ex. (ii) +ve edge triggered, o/p from Q_0 → down counter to the clock.





(iii) -ve edge triggered o/p from \bar{Q}_0 to clock - counter. down counter.




Clock Pulse	MSB Q_1	LSB Q_0	
Initially	0	0	
1	1	1	↓ down Counter.
2	1	0	
3	0	1	
4	0	0	

(iv) -ve edge triggered o/p from Q_0 to \rightarrow up Counter
clock



Two bit updown Counter using -ve Edge triggered F/Fs

As the name indicates a up-down Counter is a Counter which can count both in upward & downward directions. An up-down Counter is also called a forward/backward Counter or a bidirectional Counter. So, a Control signal or a mode signal M is required to choose the direction of Count.



→ When $M=1$, for upcounting, Q_0 is transmitted to Clock of FF1 and when $M=0$ for down counting, \bar{Q}_0 is transmitted to Clock of FF1.

→ This is achieved by using two AND gates & one OR gate as shown in figure.


→ The external clock is applied to FF0.

Clock signal to FF1, $= Q_0 \cdot M + \bar{Q}_0 \bar{M}$ — (1)

When $M = 1$, For FF1, Clock signal is from $Q_0 + 0 = Q_0$
 (using eqn (1))
 i.e. -ve edge triggered, Clock from $Q_0 =$ up counter.

When $M = 0$, For FF1, Clock signal is from $0 + \bar{Q}_0 \cdot 1 = \bar{Q}_0$
 (using eqn (1))
 i.e. -ve edge triggered & Clock from $\bar{Q}_0 =$ down counter.

Two bit updown counter using +ve edge triggered FF



Clock to FF1, $Q_0 \bar{M} + \bar{Q}_0 M$

When $M = 0$, Clock to FF1 is $Q_0 \cdot 1 + 0 = Q_0$
 +ve edge triggered Clock from $Q_0 =$ down counter.

When $M = 1$, Clock to FF1 is $Q_0 \cdot 0 + \bar{Q}_0 \cdot 1 = \bar{Q}_0$

169
+ve edge triggered, clock from $\bar{Q}_0 \rightarrow$ up counter.

Design of (Mod - 6) asynchronous Counter

A mod-6 counter has 6 stable states 000, 001, 010, 011, 100 & 101. When the sixth clock pulse is applied, it should immediately reset to 000 because of the feedback provided.

[Note: - The modulus of a counter is the number of unique states that the counter will sequence through. The maximum possible number of states (Maximum modulus) of a counter is 2^n , where n is the number of F/FS in the counter.]

→ It is a 'divided-by-6 counter', in the sense that it divides the r/p clock frequency by 6.


→ It requires 3 FFs, which has 8 possible states, out of which only six are utilized and the remaining two states 110 & 111, are invalid.

→ If initially the counter is in 000 state, then after the first clock pulse it goes to 001, after the second clock pulse, it goes to 010 & so on. After the sixth

Clock pulse, it goes to 000.

Truth table

Q_2	Q_1	Q_0	R
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	X



$$R = \overline{Q_1} + \overline{Q_2}$$

$$= \overline{Q_1 Q_2}$$

→

A J-K flip-flop with $J=1, K=1$


(A) Same as a T flip-flop. So

mod-6 counter can be designed

using 3 flip-flops, & a up counter

can be designed with -ve edge triggered

Q_0 is used as clock for FF1. 171



\therefore from 000 to 101, $R = 1$, $\overline{CLR} = 1$
 So it behaves a upcounter.

When 110 case arises, $\overline{Q_1 Q_2} = \overline{1 \cdot 1} = 0$

$\therefore \overline{CLR} = 0$, All the FF are clear or RESET.
 O/Ps

So again the cycle is repeated i.e. 000, 001, 010, 011, 100, 101 & so on.

Asynchronous

(Mod-10) / (Decade) Counter

\rightarrow It is also called BCD Counter or a divided-by-10 Counter.


\rightarrow It requires 4 FFs. So we have 16 possible states, out of which

ten are valid & remaining six are invalid. The counter has ten stable states, 0000 through 1001, i.e. 7 counts from 0 to 9. When counter goes to 1010 state it is forcibly reset to 0000.

→ We can design using 4 J-K flip with 4, T flip.



Q_3	Q_2	Q_1	Q_0	R
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X

Note:-
 1) Any arbitrary start and arbitrary end counter e.g. start at 2 and end at 12. Design the truth table accordingly. What ever the eqⁿ comes connect to CLR, accordingly.



$$R = \bar{Q}_3 + \bar{Q}_1$$

$$= \overline{Q_1 Q_3}$$



The resulting timing diagram is shown above. Notice that there is a glitch on the Q_1 waveform. The reason for this glitch is that Q_1 must first go to HIGH (1) (seen at 1010, $Q_1 = \text{High}$) before the reset is made.

Similarly, for a general nanosecond,

$$Q_1 = \text{High} \quad \& \quad Q_3 = \text{High}, \quad R = 0 \Rightarrow \overline{CLR} = 0$$


It produces a glitch on the CLR line of transition from 1 to 0. Because clear was 1 before. It is 0 for a general nanosecond ~~reset~~ reset all the FF to 0000. Then $Q_1 \& Q_3 = 0$ so \overline{CLR} become 1 again.

Cascading of Ripple Counters

→ Ripple counters can be connected in cascade to increase the modulus of the counter. A mod-M and a mod-N counter in cascade give mod-MN counter. (i.e. $M \times N$)

→ While cascading, the MSB of the first counter is connected to the clock of the 2nd stage counter.

Ex: -





$$\text{Mod } 4 \times \text{Mod } 6 = \text{Mod } 24 \text{ Counter}$$

Let's verify

$$[\text{Mod-4} \times \text{Mod-4} = \text{Mod-16}]$$

173



From the waveform, it is observed that frequency of Q_0 waveform = $\frac{1}{2}$ of that clock freq (f_0)

Because at 2 cycle of clock = 1 cycle of Q_0 .

	freq of $Q_0 \rightarrow \frac{f_0}{2}$	freq of $Q_2 \rightarrow \frac{f_0}{8}$	$T_0 = 2T, T_1 = 4T,$ $T_2 = 8T, T_3 = 16T$
freq of $Q_1 \rightarrow \frac{f_0}{4}$	freq of $Q_3 \rightarrow \frac{f_0}{16}$	$T \rightarrow$ Time period of clock.	




Ex: 8

$$T_3 = 16T$$

$$\Rightarrow \frac{1}{T_3} = \frac{1}{16T}$$

$$\Rightarrow f_3 = \frac{1}{16} \cdot f_0$$

$$\Rightarrow f_3 = \frac{f_0}{16}$$



Ex:- A binary ripple counter is required to count up to $(16,383)_{10}$. How many FIPs are required? If clock freq is 8.192MHz , what is the freq at the output of the MSB

Ans: With N FIPs, we have 2^N states. And the number it can count $\frac{2^N - 1}{2}$.
 2 FIP, 4 states, number it can count $\frac{2^2 - 1}{2} = 3$
 i.e. $\boxed{0 \text{ to } 3}$

Similarly here,

$$2^N - 1 = 16,383$$

$$\Rightarrow 2^N = 16,384$$

$$\Rightarrow N \log_2 = \log_2 (16,384)$$

$$\Rightarrow N = \frac{\log_2 (16,384)}{\log_2 2} = 14$$

No. of FIPs required = 14

Freq at o/p of last stage

$$\frac{f_0}{2^{14}} = \frac{8.192 \times 10^6}{16,384} = 500 \text{ Hz}$$

(ex: - In Mod '4 Counter At MSB freq (f_4)

$$\rightarrow = \frac{f_0}{16} = \frac{f_0}{2^4} = \frac{f_0}{\text{No. of F/Rs}} = \frac{f_0}{2}$$

i.e. $\frac{f_0}{\text{No. of States}}$

Synchronous Counters:

- Synchronous Counters are counters in which all F/Fs are triggered simultaneously by the clock-input pulses.
- Whether a FF [toggles or not] depends on FF's input (J, K or D or T, or S, R).
- Since all the F/Fs ~~are~~ change state simultaneously in synchronization with the clock pulse, the propagation delay of F/Fs don't add together (as in case of ripple counters) to produce overall delay.
- In fact, the propagation delay of a synchronous counter is equal to propagation delay of just one FF plus the delay of any other gates involved.

Design of Synchronous Counters

178

Steps

1. Number of F/Fs

Based on the description of the problem, determine the required number of F/Fs (n) such that

$$N \leq 2^n$$

$N \rightarrow$ number of states

$n \rightarrow$ no. of F/Fs.

ex: Mod 10 Counter, $N=10$,

$$10 < 2^3 \times, 10 \leq 2^4$$

$$\underline{10 \leq 16}, \boxed{n=4}$$

2. State diagram

Draw the state diagram showing all possible states.

3. Choice of F/F & excitation table

Select the type of F/F to be used and write the excitation table

4. Minimal expressions for excitations

Obtain the minimal expressions for the excitations of the F/Fs using the K-maps.

5. Logic diagram:-

Draw the logic diagram based on the minimal expressions.


1) Design of Synchronous 3-bit UP-Counter

Steps

1. Number of FFs required = 3

($\because N \leq 2^n$, $8 \leq 2^3$)

2. State diagram



3. J K P/Fs are selected & excitation table is drawn. (Next page)

NOTE: - Excitation table of various FFs used in Counters

(i) S-R F/R excitation Table

(For understanding)

Present State	Next State	Required FFs		Remarks
		S	R	
0	0	0	X	00 (No change) 01 (Reset)
0	1	1	0	10 (Set)
1	0	0	1	01 (Reset)
1	1	X	0	00 (No change) 10 (Set)

X → Don't Care

(ii)

JK Flip-flop excitation table

Present state Q_n	Next state Q_{n+1}	Required r/ps		Remark
		J	K	
0	0	0	X	00 (No change) 01 (Reset)
0	1	1	X	10 (Set) 11 (Toggle)
1	0	X	1	01 (Reset) 11 (Toggle)
1	1	X	0	00 (No change) 10 (Set)

(iii)

D Flip-flop excitation table

Present state (Q_n)	Next state (Q_{n+1})	Required r/ps (D)	Remark (D)
0	0	0	$D = 0$ (Reset)
0	1	1	$D = 1$ (Set)
1	0	0	$D = 0$ (Reset)
1	1	1	$D = 1$ (Set)

(iv)

T Flip-flop excitation table

(Q_n) Present state	(Q_{n+1}) Next state	Required r/ps (T)	Remark (T)
0	0	0	0 (No change)
0	1	1	1 (Toggle)
1	0	1	1 (Toggle)
1	1	0	0 (No change)

Excitation table for the J-K flip for 189

3 bit Synchronous Counter

Present state			Next State			Required excitations		
Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	J_2, K_2	J_1, K_1	J_0, K_0
0	0	0	0	0	1	0	x	-
0	0	1	0	1	0	0	x	-
0	1	0	0	1	1	0	x	-
0	1	1	1	0	0	1	x	-
1	0	0	1	0	1	x	0	-
1	0	1	1	1	0	x	0	-
1	1	0	1	1	1	x	0	-
1	1	1	0	0	0	x	1	-

Step 7. Obtain minimal expression

[In K-map take Present state]

For J_2

	$Q_1 Q_0$	00	01	11	10
Q_2	0			1	
	1	x	x	x	x

$J_2 = Q_0 Q_1$

For K_2

	$Q_1 Q_0$	00	01	11	10
Q_2	0	x	x	x	x
	1			1	

$K_2 = Q_0 Q_1$

J_1

	$Q_1 Q_0$	00	01	11	10
Q_2	0	1	x	x	x
	1	1	x	x	x

$J_1 = Q_0$

K_1

	$Q_1 Q_0$	00	01	11	10
Q_2	0	x	x	1	
	1	x	x	1	

$K_1 = Q_0$

J_0

	$Q_1 Q_0$	00	01	11	10
Q_2	0	1	x	x	1
	1	1	x	x	1


$J_0 = 1$

K_0

	$Q_1 Q_0$	00	01	11	10
Q_2	0	x	1	1	x
	1	x	1	1	x



$K_0 = 1$

Step 5: Design using +ve edge triggered JK F/F 1/2




$$J_0 = K_0 = 1, \quad J_1 = K_1 = Q_0, \quad J_2 = K_2 = Q_0 Q_1$$

Note:- The design of synchronous counter using +ve edge triggered or -ve edge triggered F/F is same. only the ~~triggering~~ changes in the o/p takes place at +ve edges or -ve edges.

In circuit, the change is on the clock symbol only ( or ).


Design using -ve edge edge triggered JK F/F



Q/2) Design of Synchronous 3 bit down Counter.

Steps 1. No of P/Rs required = 3

2. State diagram



3. Excitation Table

Present State $Q_2 Q_1 Q_0$	Next State $Q_2 Q_1 Q_0$	Required Excitations		
		$J_2 K_2$	$J_1 K_1$	$J_0 K_0$
000	111	1x	1x	1x
111	110	x0	x0	x1
110	101	x0	x1	1x
101	100	x0	0x	x1
100	011	x1	1x	1x
011	010	0x	x0	x1
010	001	0x	x1	1x
001	000	0x	0x	x1

4. Obtain minimal expression

For J_2

	$Q_2 Q_1 Q_0$	01	11	10
Q_2	0	1	0	
	1	x	x	x

$J_2 = \bar{Q}_1 \bar{Q}_0$
 $J_2 = \bar{Q}_0 \bar{Q}_1$
 $J_2 = \bar{Q}_0 + \bar{Q}_1$

Q_2	Q_1	Q_0	11	10
0	X	X	X	X
1	1			

$$K_2 = \overline{Q_0} \overline{Q_1} = \overline{Q_0 + Q_1}$$

Q_2	Q_1	Q_0	11	10
0	1		X	X
1	1		X	X

$$J_1 = \overline{Q_0}$$

Q_2	Q_1	Q_0	11	10
0	X	X		1
1	X	X		1

$$K_1 = \overline{Q_0}$$

Q_2	Q_1	Q_0	11	10
0	1	X	X	1
1	1	X	X	1


$$J_0 = 1$$

Q_2	Q_1	Q_0	11	10
0	X	1	1	X
1	X	1	1	X

$$K_0 = 1$$


5) Design of 3 bit

Synchronous down counter



37) Design of Synchronous Mod-10 Counter 183

1. No of F/Fs required = 4.
2. State diagram



3) Excitation table

<u>Present State</u>				<u>Next State</u>				<u>Required Excitations</u>							
Q_3	Q_2	Q_1	Q_0	Q_3	Q_2	Q_1	Q_0	J_3	K_3	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	0	0	0	0	1	0	x	0	x	0	x	1	x
0	0	0	1	0	0	1	0	0	x	0	x	1	x	x	1
0	0	1	0	0	0	1	1	0	x	0	x	x	0	1	x
0	0	1	1	0	1	0	0	0	x	1	x	x	1	x	1
0	1	0	0	0	1	0	1	0	x	x	0	0	x	1	x
0	1	0	1	0	1	1	0	0	x	x	0	1	x	x	1
0	1	1	0	0	1	1	1	0	x	x	0	x	0	1	x
0	1	1	1	1	0	0	0	1	x	x	1	x	1	x	1
1	0	0	0	1	0	0	1	x	0	0	x	0	x	1	x
1	0	0	1	0	0	0	0	x	1	0	x	0	x	x	1
1	0	1	0												

4) Obtain the minimal expression

		$Q_1 Q_0$			
		$\bar{0}$	0	11	10
$Q_3 Q_2$	$\bar{0}$				
	0			1	
	11	X	X	X	X
	10	X	X	X	X

$J_3 =$

		$Q_1 Q_0$			
		$\bar{0}$	0	11	10
$Q_3 Q_2$	$\bar{0}$				
	0				
	11				
	10	0	1		

K_3

		$Q_1 Q_0$			
		$\bar{0}$	0	11	10
$Q_3 Q_2$	$\bar{0}$				
	0				
	11				
	10				

J_2

		$Q_1 Q_0$			
		$\bar{0}$	0	11	10
$Q_3 Q_2$	$\bar{0}$				
	0				
	11				
	10				

K_2

		$Q_1 Q_0$			
		$\bar{0}$	0	11	10
$Q_3 Q_2$	$\bar{0}$				
	0				
	11				
	10				

J_1

		$Q_1 Q_0$			
		$\bar{0}$	0	11	10
$Q_3 Q_2$	$\bar{0}$				
	01				
	11				
	10				

K_1

		$Q_1 Q_0$			
		$\bar{0}$	0	11	10
$Q_3 Q_2$	$\bar{0}$				
	0				
	11				
	10				

J_0

		$Q_1 Q_0$			
		$\bar{0}$	0	11	10
$Q_3 Q_2$	$\bar{0}$				
	0				
	11				
	10				

K_0

Shift Registers

→ Shift registers are a type of sequential logic circuit closely related to digital counters. Registers are used primarily for the storage of digital data and typically don't possess a characteristic internal sequence of states as do counters. (like in counter $000 \rightarrow 001 \rightarrow 010 \dots$) the states are

✓ → Shift registers consists of an arrangement of FIFs and are important in applications involving the storage and transfer of data in a digital system.

✓ → A register is a digital ckt with two basic functions: data storage and data movement.

✓ → The storage capacity of a register is the total number of bits (1s or 0s) of digital data it can retain. Each stage (FIF) in a shift register represents one bit of storage capacity; therefore the number of stages in a register determine its storage capacity.

✓ → ex: 4 FIFs, 4 bit can be stored.

→ The shifting capability of a register permits the movement of data from stage to stage within the register or into or out of

The register upon the application of clock pulses.




fig 1:-

When a 1 is on D, ~~then~~ Q becomes a 1 at the triggering edge of Clk or remains a 1 if already in the set






fig 2:-

When a 0 is on D, Q becomes a 0 at the triggering edge of the Clk or remains a 0 if already in the RESET value.


Prf 1 & 2 :- The F/R as a storage element




(a) Serial in / Shift right / Serial out




(b) Serial in / Shift left / Serial out



(c) Parallel in / Serial out



(d) Serial in / Parallel out



(c) Parallel in / Parallel out

1) Serial in / Serial out Shift register :-

The serial in / serial out shift register accept data serially - i.e. one bit at a time on a single line.

It produces the stored information on its o/p also in serial form.

Let's first look at the serial entry of data into typical shift register. Consider a 4 bit shift register implemented using D-F/Fs.




Fig:- Serial in / serial out shift register

→ Consider the entry of 4 bits 1010 into the register, beginning with the rightmost bit (LSB side).

The register is initially clear i.e.

$$Q_0 = Q_1 = Q_2 = Q_3 = 0$$

The right most bit '0' is put onto the data i/p line, making $D = 0$ for FF0. When the first clock pulse is applied, FF0 is reset, thus storing the 0. ($Q_0 = 0$)


Next the second bit, which is 1, is applied to the data i/p, making $D = 1$ for FF0 and $D = 0$ for FF1 because the D i/p of FF1 is connected to Q_0 o/p. (Since $Q_0 = 0$, when clock pulse applied $Q_1 = 0$)

→ So when second clock pulse occurs, the 1 on the data i/p is shifted into FF0, causing FF0 to set; and 0 that was on FF0 is shifted to FF1.





→ The third bit, a '0' is now put onto the data i/p line and the clock pulse is applied. The 0 is entered into FF0, the 1 stored on FF0 is shifted to FF1 and 0 stored on FF1 is shifted to FF2.

→ The last bit, a 1, is now applied to the data i/p and clock pulse is applied. This time 1 is entered to FF0, the 0 stored in FF0 is shifted to FF1, the 1 stored in FF1 is shifted to FF2 & 0 stored in FF2 is shifted to FF3. This completes the serial

FF₀ FF 1 FF2 FF3




Register Initially CLEAR



After CLK 4 the 4 bit number (1010) completely stored in register.

entry of the 4 bits into the shift register, where they can be stored for any length of time as long as the power is on. The FIFs have the D, C power, and entry from LS.

Summary:




∴

Data	Q_0	Q_1	Q_2	Q_3
0	0	0	0	0
1	1	0	0	0
0	0	1	0	0
1	1	0	1	0

\rightarrow Similarly, if you want to get the data out of the register, the bits must be shifted out serially and taken off the Q_3 o/p. In an example, after CLK 4, $Q_0=1, Q_1=0, Q_2=1$ & $Q_3=0$.

To get back the data entered/stored, 193

We have to apply 4 more clock pulses with data 0000. So we get the data at Q₃.
 I/P at D



∴ Four bits (1010) being serially shifted out at Q₃ & register again cleared to (0000)

2) Serial in / Parallel out shift register

Data bits are entered serially (right-most bit first) into this type of register in the same manner as discussed previously.





Fig: Serial in / Parallel out shift register.

The difference is the way in which the data bits are taken out of the register; in parallel output register, the o/p of each stage is available. Once the data are stored, each bit appears on its respective output line, and all bits are available simultaneously, rather than on a bit-by-bit basis as with serial output.

Ex: 1010 →



So o/p is available at 4 terminals simultaneously.


But in serial out, we try to receive the data bit by bit as Q3 terminal by giving 0000 at D of PR0.

37 Parallel In / Serial out Shift Register

For a register with parallel data i/p's the bits are entered simultaneously into their respective stages on parallel lines rather than on a bit-by-bit basis on ~~the~~ one

line as with data I/Ps. The sense 195
 out is same as described in sense
 in serial out FIF, once the data
 is completely stored in the register.

Fig shows a 4 bit Parallel in/serial



→ Notice that there are 4 data I/P lines
 D_0, D_1, D_2, D_3 and a M I/P (Some
 boxes ~~is~~ written Shift/Load I/P). which
 allows four bits of data to load in parallel
 into register. When $M=0$, gates G_1 &
 G_2 & G_3 are enabled. (Because of passes
 through a NOT gate, Q_P is 1, they are connected
 to G_1, G_2 & G_3), G_4, G_5, G_6 's o/p = 0 (As $M=0$)

Mathematically

- ✓ D' i/p to PF0 = D₀ — (1)
- ✓ D i/p to PF1 = Q₀ · M + D₁ · \bar{M} — (2)
- ✓ D' i/p to PF2 = Q₁ · M + D₂ · \bar{M} — (3)
- ✓ D' i/p to PF3 = Q₂ · M + D₃ · \bar{M} — (4)

When

M = 0 $\left[\left(\begin{matrix} \text{Load} \\ = 0 \end{matrix} \right) \right]$ i/p to

- PF1 = D₁
- PF2 = D₂
- PF3 = D₃

i.e. when M = 0 or Load = 0, it allows data bit to be applied to the D i/p sequence of its respective FIFs.

→ When clock pulse is applied, the FIFs with D = 1 will set & those with D = 0 will reset, thereby storing all 4 data bits simultaneously.

(i.e. Parallel i/p)

→ Now when M = 1, (Shift = 1)

- Using eqn (1), (2), (3), (4)
- ✓ D' i/p to PF0 = D₀
 - ✓ D' i/p to PF1 = Q₀
 - ✓ D' i/p to PF2 = Q₁
 - ✓ D' i/p to PF3 = Q₂

After passing through NOT gate, Q₁, Q₂, Q₃ are disabled, Q₄, Q₅, Q₆ are enabled.

So data bits are allowed to shift 197 from one stage to next, when a clock pulse is applied.

Thus the OR gate allows either the normal shifting operation (when $M=1$ or $Shift=1$) or parallel data entry operation (when $M=0$ or $Load=0$) depending on which AND gates are enabled by the level on the $SHIFT/LOAD$ i/p.

4/ Parallel In/ Parallel out Shift Registers

In a parallel-in, parallel-out, shift register, the data is entered into the register in parallel form and also the data is taken out of the register in parallel form.

Immediately following the simultaneous entry of all data bits, the bits appear on the parallel outputs.




fig - Parallel in/parallel out shift register


Figure shows a 4 bit parallel-in parallel-out, shift register using D FFs. Data is applied to D i/p terminals of the FFs. When clock pulse is applied, at the true-going edge of that pulse, the data '1's' at D terminals ~~of~~ appears at the 'Q' o/p of the FFs. The register now stores the data. The stored data is available instantaneously ~~to~~ in parallel form.

Shift Register Counters

- One of the applications of shift registers is that they can be arranged to form several types of counters.
- Shift register counters are obtained from serial-in / serial-out shift registers by providing feedback from the o/p of the last R/R to the i/p of first R/R.
- These devices are called counters because they exhibit a specific sequence of states.
- The most widely used shift registers counter is ring counter or twisted ring counter (Johnson's counter).

Ring Counter: -

This is simplest & shift register counter. The basic ring counter using D FFs is shown in figure. The FFs are arranged in as in normal shift register i.e. Q output of each stage is connected to the D input of the next stage, but the Q output of the last FF is connected back to the D input of the first FF such that the array of FFs is arranged in a ring and therefore, the name ring counter.



→ Initially, the first FF is preset to 1.

So the initial state is 1000.

i.e. $Q_0 = 1$, $Q_1 = 0$, $Q_2 = 0$, $Q_3 = 0$.

After each clock pulse, the contents of the registers are shifted to the right by one bit and Q_3 is shifted back to Q_0 .

Sequence trace

Q₀ → Q₁ → Q₂ → Q₃

4 States

1	0	0	0
0	1	0	0
0	0	1	0
0	0	0	1
1	0	0	0
0	1	0	0
0	0	1	0
0	0	0	1

Repeated


After Clock pulse

-	0	(Initial State)	(8)
←	1		9
-	2		10
-	3		11
-	4		12
-	5		13
-	6		14
-	7		15

Low

Clock

→ The sequence repeats after 4 clock pulses. The number of distinct states in a ring counter is equal to the mod of the ring counter. An n-bit ring counter can count only n bits, whereas an n-bit ripple counter can count 2ⁿ bits.




(State diagram)

→ So, the ring counter is uneconomical to a ripple counter, but has the advantage of requiring no decoder, since we can read the count by simply noticing which F/F

is set. It is a synchronous counter
 and very fast.

Timing diagram of 4 bit ring counter



For drawing the timing diagram


- Q0 → From the sequence take →
- Q1 → " " →
- Q2 → " " →
- Q3 → " " →

clk	0	1	2	3	4	5	6	7	8
Q0	1	0	0	0	1	0	0	0	1
Q1	0	1	0	0	0	1	0	0	0
Q2	0	0	1	0	0	0	1	0	0
Q3	0	0	0	1	0	0	0	1	0

Twisted Ring Counter (Johnson Counter)

→ This counter is obtained from a serial m bit, serial-out shift register by providing feedback from the inverted O/P of the last F/F to the D I/P of the first F/F.

→ The Q O/P of each stage is connected to the D I/P of the next stage, but the \bar{Q} O/P of the last stage is connected to the D I/P of the first stage, therefore, the name twisted ring counter. This feedback arrangement produces a unique sequence of states.




→ The logic diagram of a 4-bit Johnson counter using D-FF is shown in figure.

→ Let initially all the F/Fs are reset i.e. the state of the counter be 0000. After each clock pulse, the

level of Q_0 is shifted to Q_1 , $Q_1 \rightarrow Q_2$,
 $Q_2 \rightarrow Q_3$ and the level of \bar{Q}_3 to Q_0 .
 The sequence is repeated after 8
 clock pulses.


State diagram



Sequence				Time		
Q_0	Q_1	Q_2	Q_3	\bar{Q}_3	After clock pulse	
0	0	0	0	1	—	0
1	0	0	0	1	—	1
1	1	0	0	1	—	2
1	1	1	0	1	—	3
1	1	1	1	0	—	4
0	1	1	1	0	—	5
0	0	1	1	0	—	6
0	0	0	1	0	—	7
0	0	0	0	1	—	8

→ So in general,

A Johnson Counter having n F/Fs, has $2n$ unique states and can count up to $2n$ pulses. So it is a more economical than mod- $2n$ Counter, but less economical than ring Counter, but less economical than ripple Counter (2^n).




Conversion of FFs

1) S-R FF to J-K FF

That means we have SR FF. But we want the functionality of J-K FF. So we have to modify SR FF so that it will behave as J-K FF. So what should be the value of S & R ?

We have J & K inputs. To find what should be the value of S & R in terms of J & K & Q_n, Q_{n-1}.



	External i/p's		Present State Q_n	Next State Q_{n+1}	F/R		From Excitation table
	J	K			S	R	
No change	0	0	0	0	0	X	
	0	0	1	1	X	0	
reset	0	1	0	0	0	X	
	0	1	1	0	1	0	
Set	1	0	0	1	1	0	
	1	0	1	1	X	0	
Toggle	1	1	0	1	1	0	
	1	1	1	0	0	1	

ex: - How the Next State column of the conversion table found?

Table - Conversion table for SR F/R to JK F/R.

ex: $J=0, K=0, Q_n=0$, So $Q_{n+1} = \text{No Change} = 0$.

$J=0, K=0, Q_n=1$, So $Q_{n+1} = 1$.

How the F/R r/p column is found? in the above table?

Excitation table of SR F/R.

From characteristics

When $Q_n=0, Q_{n+1}=0$, S R should be 0X.

$Q_n=1, Q_{n+1}=1$, " " " " X0.

→ In this way the table is made.

Conversion table is made.

→ Now, we have J & K r/p's, or is

S & R To find S ?

minimize the k-map for S'

c


	$K\bar{Q}_n$	\bar{Q}_n	Q_n	\bar{Q}_n	Q_n
J	0		x		
K	1	x			1

$$S = J \bar{Q}_n$$

K-map for R'


	$K\bar{Q}_n$	\bar{Q}_n	Q_n	\bar{Q}_n	Q_n
J	0	x		1	x
K	1			1	

$$R = K\bar{Q}_n$$




Note: - Total Possible Permutation,

$$4P_2 = \frac{4!}{2!} = \frac{24}{2} = 12.$$



21 JK to SR



S	R	Q_n	Q_{n+1}	J	K
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	X	1
1	0	0	1	1	X
1	0	1	1	X	0
1	1	0	X	X	X
1	1	1	X	X	X

from ~~table~~ excitation table of JK flip-flop

Because when $S=1, R=1$ it produces invalid state.

$J = S$

S	Q_n	Q_{n+1}	Q_{n+1}
0		X	X
1	1	X	X


$K = R$

S	Q_n	Q_{n+1}	Q_{n+1}
0	X	1	X
1	X	X	X

Since


$$J = S$$

$$K = R$$





37

SR to D




External I/P	Present state		next state		P/P I/P	
	Q_n	\bar{Q}_n	Q_{n+1}	\bar{Q}_{n+1}	S	R
D	0	0	0	0	0	X
0	0	1	0	1	0	1
1	0	0	1	1	1	0
1	1	1	1	1	X	0




$$S = D$$

$$R = \bar{D}$$



4)

$D \rightarrow SR$




S	R	Q_n	Q_{n+1}	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	X	X
1	1	1	X	X

Imply

	RQ_n	00	01	11	10
S					
0			1		
1		1	1	X	X


$D = S + \bar{R}Q_n$

a






5/

JK to T




T	Q_n	Q_{n+1}	J	K
N.C no change	0	0	0	X
	1	1	X	0
Toggle	0	1	1	X
	1	0	X	1






67) J-K to D




D	Q_n	Q_{n+1}	J	K
0	0	0	0	X
0	1	0	X	1
1	0	1	1	X
1	1	1	X	0

J




K



$J = D$

$K = \bar{D}$





7)


D to J-K

J	K	Q_n	Q_{n+1}	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0

→ From excitation table of D FF



$$D = J\bar{Q}_n + \bar{K}Q_n$$



Similarly other F/P conversions can be done. 2/3

Finite State Machine: (FSM)

→ A finite state machine is an abstract model describing the synchronous sequential machine.

The behaviour of a finite state machine is described as a sequence of events that occurs at discrete instant designated as $t=1, 2, 3 \dots$ etc.

→ Suppose that the machine has been receiving I/P signals and also responding by producing O/P signals.

→ If, now, at time t , we were apply an I/P signal $x(t)$ to the machine, the response $Z(t)$ would depend on $x(t)$ as well as on the past I/P s to the machine and since a given machine might have an infinite varieties of possible histories, it would need infinite capacity for storing them.

→ Since in practice, it is impossible to implement machines which have infinite storage capabilities, we will concentrate on those machines whose past histories can affect their future behaviour only in finite number of ways. These are

called the finite state machines, i.e., machines with fixed number of states.

24

→ These machine can distinguish among a finite number of classes of I/P histories. These classes of I/P histories are referred to as the internal states of machine. Every FSM, therefore, contains a finite number of memory devices.

State Diagram

Note: Sequential Ckts are also called FSMs. This name is due to the fact that the functional behaviour of these circuits can be represented using finite number of states.

✓ Ex:- Sequence detector

State Diagram:-

The state diagram or state graph is a pictorial representation of the relationship among the present state, the I/P, and the next state and OP of sequential ckt, i.e. the state diagram is a pictorial representation of the behaviour of a sequential circuit.

Figure 1 (a) shows the state diagram of a Mealy circuit. The state is represented by circle also called the node or vertex and the transition between states

's indicated by direct lines connecting the circles. 215




Fig 1: (a) State diagram

- A directed line connecting a circle with itself indicates that the next state is the same as the present state.
- The binary number inside each circle identifies the 'state' represented by the circle.
- The directed line are labelled with two binary numbers separated by a '/' (Slash). The 1st value that causes state transition is labelled first and the 2nd value that occurs when this 1st value appears during present state is labelled 2nd the symbol (Man) '1'.

State Table :-

The state table is a tabular representation of the state diagram. The present state designates the state of the P/R before the application of the clock pulse. The next state is the state of P/R after the application of clock pulse & OP section gives the value of the OP variable during the present state.

The figure 1(b) shows the state table for the state diagram shown in figure 1(a).

Present State	Next State		OP	
	X=0	X=1	X=0	X=1
a	a	b	0	0
b	b	c	1	0
c	d	c	0	1
d	d	a	0	1


Memory Element :-

1) D-FF

The excitation table, state diagram & state table of a D FF are shown in figure 2 (a), 2(b) & 2(c) respectively.

<u>Present State</u>	<u>I/P to T-F</u>	<u>Next State</u>
<u>Q(t)</u>	<u>Q(t)</u>	<u>Q(t+1)</u>
0	0	0
0	1	1
1	0	0
1	1	1

Fig 2(a): Excitation of D FF.



(b) State diagram

State table


P. State	N. State		O/P	
	D=0	D=1	D=0	D=1
0	0	1	0	1
1	0	1	0	1

(c) State table.

2) T FIR

Present State	I/P to FIR	Next State
0	0	0
0	1	1
1	0	1
1	1	0

(a) Excitation table.



(b) State diagram

P. state	Next state		O/P	
	T=0	T=1	T=0	T=1
0	0	1	0	1
1	1	0	1	0

(c) State Table

3)


SR FIR

Present State	I/P to FF		Next State
	S	R	
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

S=1
R=1
Invalid

S=1
R=1
Invalid

(a) ~~SR~~ Excitation Table



(b) State diagram.


P. S	N.S			O/P		
	SR 00	SR 01	SR 10	SR 00	SR 01	SR 10
0	0	0	1	0	0	1
1	1	0	1	1	0	1

4/ J-K FIF

Excitation Table

Present State $Q(t)$	I/P to FIF		Next State $Q(t+1)$
	J	K	
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

State Diagram



State Table

Present State	Next State				o/p			
	JK 00	JK 01	JK 10	JK 11	JK 00	JK 01	JK 10	JK 11
0	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0

The Sequence Detector

Step 1: - Word Statement of the Problem:

✓ A sequence detector is a sequential machine which produces an o/p '1' everytime the desired sequence is detected and o/p '0' at all other time.


Suppose we want to design a sequence detector to detect a sequence 1010 and say that overlapping is permitted i.e.

for example, if the i/p sequence is 01101010 the corresponding output sequence is 0000101. We can start the synthesis procedure by constructing the state diagram of the machine.

Step 2: - State diagram a State table.

The state diagram of sequence detector is shown in fig 1. At time t_1 , the machine is assumed to be in the initial state designated arbitrarily as 'A'. While in this state, the machine can receive first bit i/p either a '0' or a '1'.

If the I/P bit is a 0, the machine does not start the detection process because the first bit in the desired sequence is a 1.



State	Meaning
A	Nothing detected
B	'1' detected
C	'10' "
D	'101' "

Fig 1(a) State diagram

→ So, it remains in the same state and outputs a '0'. Hence an arc labelled 0/0 starting and terminating at A is drawn.

If the I/P bit is 1, the detection process starts. So the machine goes to state B and outputs a '0'. Hence an arrow labelled 1/0 starting at A & terminating at B is drawn.

While in state B, the machine may receive a '0' or a '1' bit. If the bit is a '0', the machine goes to the next state, say state 'C', because the

transition from B to C on input 0 (output 0) is drawn. If the bit is a '1', the machine goes to state D because the transition from B to D on input 1 (output 0) is drawn.

previous two bits are 10 which are a part of valid sequence, and of ps a '0'. So a line d/o from B to C. If the bit is a 1, the two bits becomes 11 and this is not a part of the valid sequence.

Since overlapping is permitted the second 1 may be used to start the sequence, so the machine remains on state B only and outputs a '0'. It is shown by arc 1/0 starting and terminating at B.

While in state C, the machine may receive a 0 or a 1 bit. If it receives a 0, the last three bits received will be 100 and this is not a part of valid sequence and also none of the last two bits can be used to start the new sequence. So the machine goes to state 'A' to restart the detection process and outputs a 0.

Hence, an arc labeled 0/0 starting at C and terminating at A is drawn.

If it receives a 1 bit, the last three bits will be 101 which are a part of the valid sequence, So, the machine goes to the next state, say state D, and outputs a '0'. So an arc labelled 1/0 is drawn from C to D.

While in state D, machine may receive a 0 or a 1. If it receives a 0, the last 4 bits becomes 1010 which is a valid sequence and the machine outputs a 1.

Since overlapping is permitted, the machine can utilize the last two bits 10 get another 1010 sequence. So, the machine goes to state C. [Note: If overlapping is not permitted or the machine has to restart after outputting a 1, the machine goes to state A].

→ So an arc labelled 0/1 is drawn from D to C. If it receives a 1 bit, the last 4 bits received will be 1011 which is not a valid sequence. So, the machine outputs a '0'. Since the 4th bit 1 can become the starting bit

for every sequence, the machine goes to state 'B'. So, an arc labelled 1/0 is drawn from D to B.

Step 9: - State table form State diagram

Present State	Next State		OP	
	x=0	x=1	x=0	x=1
A	A	B	0	0
B	C	B	0	0
C	A	D	0	0
D	C	B	1	0

Step 4: - State Assignment

There are 4 states, therefore, two state variables are required. Two state variables can have max^m 4 states. Assign the

states arbitrarily. Let $A \rightarrow 00$, $B \rightarrow 01$, $C \rightarrow 10$, $D \rightarrow 11$. (means, A is 0th state, B is 1st state, C is 2nd state, D is 3rd state) not necessary to do with sequence number. With this

$D \rightarrow 11$ is the state assignment. i.e. comes the state table becomes (Transition & output table)

Present State	Next State		OP	
	x=0	x=1	x=0	x=1
00	00	01	0	0
01	10	01	0	0
10	00	11	0	0
11	10	01	1	0

Step-5 From the previous table write down P.S, N.S & F/P. and choose type of F/P & form the


Excitation table

Present State Q_1 Q_2	I/P		Next State Q_1 Q_2	I/P to F/P		O/P Z
	x	y		Q_1	Q_2	
0 0	0	—	0 0	0	0	0
0 0	1	—	0 1	0	1	0
0 1	0	—	1 0	1	0	0
0 1	1	—	0 1	0	1	0
1 0	0	—	0 0	0	0	0
1 0	1	—	1 1	1	1	0
1 1	0	—	1 0	1	0	1
1 1	1	—	0 1	0	1	0


We have chosen D F/P & excitation table of D F/P, the D_1 & D_2 are made.

Comparing ~~present & next state of Q_1~~ present & next state of Q_1
 " " " " of Q_2

Step-6 :- Use K Map & minimize expression




$D_1 = Q_2 \bar{Q}_1 + Q_1 \bar{Q}_2$



$D_2 = X$

Step 1 :- Implementation



Can

$$Z = Q_1 Q_2 \bar{x}$$

fig 1 - Logic diagram of the sequence (1010) detector using 'D' Flipflop.

Ex-2 :-

Design a 1101 sequence detector

using JK F/R - & overlapping is not permitted.

Ans :- Step 1 :- We want to design a ~~1101~~ sequence

detector which detects 1101 and provides & o/p '1' when 1101 is detected. Here overlapping is not allowed.


So once a detection is done it won't release the bits of 1101 to detect another 1101. It will ~~start~~ try to detect

another 1101 sequence.

Step 2 :- Design of state diagram

At time t_1 , the machine is assumed to be in the initial state designated arbitrarily as 'A'. While in this state, the machine can receive first bit IP either a '0' or 1.

If IP bit is zero, the machine does not start the detection process because the first bit in the desired sequence is 1. So it remains in the same state 'A' & OP is '0'.



If IP bit 1 it goes to the next state B, & results the OP zero. (Since 1101 has not detected yet).

At state B, if IP is zero the sequence is 10 (Invalid). Neither

0 or 10 can be utilized for further so

detection of 1101. So the machine goes to state 'A' [Nothing detected] & OP is '0'.

At state B, if IP is 1 the sequence is 11 [Valid]. So it

goes to the next state 'C'. & OP is '0'. 229

While at state 'C', if IP is '0' the sequence become 110. [valid] So it goes to next state 'D'.

But if the IP is '1', the sequence becomes 111 [Invalid]. Since

1101 has not detected yet, ~~the~~ I can take overlapping or utilized the previous bits to detect 1101.

From 111, 111 x not valid
11 (valid)

So I can utilize 11 & expect 0 ¹ in the subsequent sequence.

So ~~from state C~~ the machine remains at state 'C' [11 detected] & OP is '0'.

At state 'D' if IP is '0' the sequence becomes 1100 [Invalid].

Since valid sequence is not detected yet, let's check which bits can be utilized.

1100	x
10	x
00	x
0	x

became our desired sequence
1101

So the machine goes to state 'A' i.e. nothing detected, & OP is '0'.

If IP is '1', then the

Sequence becomes 1101. In the sequence is detected a 0P is 1. Since overlapping is not allowed & the machine goes to initial state A & restart the process.

Fig 2:- Show the state diagram of the entire process discussed. From the state diagram state table can be formed

Step 3:- State Table

<u>Present State</u>	<u>Next state</u>		<u>OP</u>	
	<u>X=0</u>	<u>X=1</u>	<u>X=0</u>	<u>X=1</u>
A	A	B	0	0
B	A	C	0	0
C	D	C	0	0
D	A	A	0	1

Step 4 State Assignment

4 states: less say
 A → 00, B → 01, C → 10, D → 11





<u>Present State</u>		<u>Next state</u>		<u>OP</u>	
		<u>X=0</u>	<u>X=1</u>	<u>X=0</u>	<u>X=1</u>
00	→	00	01	0	0
01	→	00	10	0	0
10	→	11	10	0	0
11	→	00	00	0	1

Step-5: Form Present table write P.S, I/P & Next state & form a Character types P/R & form excitation table.


Given: JK R/R

Present state $Q_1 \quad Q_2$	I/P X	Next state		I/P to R/R		O/P (Z)
		Q_1	Q_2	$J_1 \quad K_1$	$J_2 \quad K_2$	
0 0	0	0	0	0 X	0 X	0
0 0	1	0	1	0 X	1 X	0
0 1	0	0	0	0 X	X 1	0
0 1	1	1	0	1 X	X 1	0
1 0	0	1	1	X 0	1 X	0
1 0	1	1	0	X 0	0 X	0
1 1	0	0	0	X 1	X 1	0
1 1	1	0	0	X 1	X 1	1

Step 6: Use K map & find the minimal expression.



$J_2 = \bar{Q}_1 X + Q_1 \bar{X}$
 $= Q_1 \oplus X$



Step: 7

Implementation

$J_1 = Q_2 X$, $K_1 = Q_2$

$J_2 = \bar{Q}_1 X + Q_1 \bar{X}$, $K_2 = 1$

$Z = Q_1 Q_2 X$




fig:- 1101 sequence detector ckt diagram using J K P/R -

Home work

- 1) 11011 detector - with overlap
- 2) 11011 " -> without overlap

Ans:-

[Search in internet - Ans given]

5)

Design of an SOP circuit to Detect the
Decimal numbers 5 through 12 in a

4-bit Gray Code I/P (Page 312)
Anand Kumar

Ans:- The i/p to the SOP circuit is a 4 bit Gray Code. Let the I/P Gray Code be ABCD. There are 16 possible combinations of 4-bit Gray Code. All of them are valid & hence there are no don't cares.

We have to find the Gray Code of 0 to 15 decimal number.

for example	Binary Code	Gray Code
2 →	0010 0010	0011
3 →	0011	0010

The truth table of SOP circuit is shown.


For Decimal number 5 to 12 o/p is

1 and rest of the cases o/p is Zero.

Decimal Number


4 bit Gray Code

Decimal Number	A	B	C	D	O/P (Y)
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	1	0
3	0	0	1	0	0
4	0	1	1	0	0
5	0	1	1	1	1
6	0	1	0	1	1
7	0	1	0	0	1
8	1	1	0	0	1
9	1	1	0	1	1
10	1	1	1	1	1
11	1	1	1	0	1
12	1	0	1	0	1
13	1	0	1	1	0
14	1	0	0	1	0
15	1	0	0	0	0




$$Y = I + II + III = BD + B\bar{C} + A\bar{C}\bar{D}$$

$$Y = BC\bar{C} + BD + AC\bar{D}$$




OR Using NAND gate only



Bubbled OR = NAND

Final Ckt



Priority Encoder

A Priority Encoder is an encoder circuit that includes the priority function. The operation of the encoder is such that if two or more i/p's are equal to 1 at the same time, the i/p having the highest priority will take precedence.

The truth table of a 4-i/p encoder is given in Table 1.

Table 1: - [Higher the subscript no, higher is the priority i.e. $D_3 > D_2 > D_1 > D_0$]

Truth table of a Priority Encoder

i/p's				o/p's		
D_0	D_1	D_2	D_3	A	B	V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	1	0	0	0	1	1
1	0	0	0	1	0	1
X	X	1	0	1	1	1
X	X	X	1	1	1	1

Here, in addition to the o/p's A & B, the circuit has a third o/p designated by 'V'. This is a valid bit indicator that is

Set to 1 when one or more I/Ps are equal to 1. 289

If all I/Ps are '0', there is no valid I/Ps and 'V' equals to Zero.

Therefore the other two O/Ps are not inspected when ~~the~~ $(V=0)$ and are specified as don't care conditions.

[A & B are
X X in
first case.]

X \rightarrow Don't care.

According to the truth table, the ~~highest~~ higher the subscript number, the higher the priority of the I/P.

Input D_3 has the highest priority, so regardless of the values of other inputs, when this I/P is 1, the O/P for A B is 11 (binary 3). D_2 has the next priority level. The O/P is 10 if $D_2 = 1$, provided $D_3 = 0$, regardless of values of other two lower priority I/Ps, [i.e. D_0 & D_1 are don't cares].

The O/P for D_1 is generated only if higher priority I/Ps are zero & so on down the priority levels.

The K-Map for simplifying o/p's A & B are shown in fig 1.

For 'A'
 (i) $A = 'X'$, when

$\overline{D_0}$	$\overline{D_1}$	$\overline{D_2}$	$\overline{D_3}$
0	0	0	0
$\overline{D_0}$	$\overline{D_1}$	D_2	D_3
X	X	1	0

Refer Table 1

(ii) $A = 1$, when


i.e.

00	}	10
01		10
11		10
10		10

(iii) $A = 1$, when

i.e.

$\overline{D_0}$	$\overline{D_1}$	$\overline{D_2}$	$\overline{D_3}$	
X	X	X	1	
0	0	0	}	
0	0	1		1
0	1	0		1
0	1	1		1
1	0	0		1
1	0	1		1
1	1	0		1
1	1	1		1



	$D_2 D_3$	00	01	11	10
$D_0 D_1$	00	X	1	1	1
	01	1	1	1	1
	11	1	1	1	1
	10	1	1	1	1

Mapping all the 3 cases into the map.

Fig 1:- Maps for priority encoder

$A = D_3 + D_2$

or $A = D_2 + D_3$ — (1)

No need to take 'X' because it is unnecessary.

B

Similarly for B the cases are

(i) 0000 → 'X'

(ii) X100 → 1

i.e. { 0100 → 1
1100 → 1

(iii) XXX1 → 1

i.e.

000	1
001	1
010	1
011	1
100	1
101	1
110	1
111	1

Mapping All the 3 Cases

		D ₂ D ₃	00	01	11	10
D ₀ D ₁	00	X	1	1		
	01	1	1	1		
	11	1	1	1		
	10	1	1	1		

B = I + II = D₃ + D₁ D₂

B = D₃ + D₁ D₂

For o/p

< The cases are >

(i) 1000 → 1


(ii) X100 → 1

(i) $\begin{cases} 0100 \\ 1100 \end{cases} \rightarrow 1$

(ii) $\begin{matrix} X & X & 1 & 0 \\ 00 & 10 \\ 01 & 10 \\ 10 & 10 \\ 11 & 10 \end{matrix} \rightarrow 1$

(iv) $\begin{matrix} X & X & X & 1 \\ 000 & 1 \\ 001 & 1 \\ 010 & 1 \\ 011 & 1 \\ 100 & 1 \\ 101 & 1 \\ 110 & 1 \\ 111 & 1 \end{matrix} \rightarrow 1$

Mapping all the 4 cases.



$V = I + II + III + IV$
 $V = D_0 + D_1 + D_2 + D_3$

∴ The condition for an 'OR' function of all the O/P 'V' is an OR function of all the I/P variables.

The Priority encoder is implemented in fig 2. according to the Boolean functions

$$A = D_2 + D_3$$

$$B = D_3 + D_1 \overline{D_2}$$

$$V = D_0 + D_1 + D_2 + D_3$$




Fig 2:- 4 bit priority encoder.

Ques

Design an asynchronous counter which counts the sequence 1, 2, 3, 4, 1, 2, 3, 4, ... like that.

that means it starts with 1, count up to 4, when 5 comes it returns again to 1.

Ans:- We require 3 FFs which can count 000 to 111.

Q_2	Q_1	Q_0	$\overline{PRE_2}$	$\overline{CLR_2}$	$\overline{PRE_1}$	$\overline{CLR_1}$	$\overline{PRE_0}$	$\overline{CLR_0}$
0	0	0	x	x	x	x	x	x
0	0	1	1	1	1	1	1	1
0	1	0	1	1	1	1	1	1
0	1	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	1
1	0	1	1	0	1	0	0	1
1	1	0	x	x	x	x	x	x
1	1	1	x	x	x	x	x	x

Note:- We will use asynchronous FFs PRE & CLR which are active low type.

Explanation next page

\overline{PRE}	\overline{CLR}	Remark	Q
0	0	Not used	x
0	1	Set	1
1	0	Reset	0
1	1	Clock operation	Normal FF.

When

5 Comes

if

should go to 1

i.e

$$\begin{array}{ccc}
 1 & 0 & 1 \\
 \downarrow & \downarrow & \downarrow \\
 0 & 0 & 1
 \end{array}$$

i.e

$Q_2 \rightarrow 0$ (Reset)
 $Q_1 \rightarrow 0$ (Reset)
 $Q_0 \rightarrow 1$ (Set)

i.e

$\overline{PRE2} = 1, \overline{CLR2} = 0$

$\overline{PRE1} = 1, \overline{CLR1} = 0$

$\overline{PRE0} = 0, \overline{CLR0} = 1$

Solving K-Map for

$\overline{PRE2}$

Q_2	$Q_1 Q_0$	00	01	11	10
0		X	1	1	1
1		1	1	X	X

$\overline{PRE2} = 1$

$\overline{CLR2}$

Q_2	$Q_1 Q_0$	00	01	11	10
0		X	1	1	1
1		1	0	X	X

$\overline{CLR2} = Q_2 + Q_0 = \overline{Q_2 Q_0}$

$\overline{PRE1}$

Q_2	$Q_1 Q_0$	00	01	11	10
0		X	1	1	1
1		1	1	X	X

$\overline{PRE1} = 1$

$\overline{CLR1}$

Q_2	$Q_1 Q_0$	00	01	11	10
0		X	1	1	1
1		1	0	X	X

$\overline{CLR1} = Q_2 + Q_0 = \overline{Q_2 Q_0}$

$\overline{PRE0}$

Q_2	$Q_1 Q_0$	00	01	11	10
0		X	1	1	1
1		1	0	X	X


$\overline{PRE0} = Q_0 + Q_2 = \overline{Q_0 Q_2}$

$\overline{CLR0}$

Q_2	$Q_1 Q_0$	00	01	11	10
0		X	1	1	1
1		1	1	X	X

$\overline{CLR0} = 1$

The ckt for this counter.




2/ BCD Adder: -

Steps for BCD addition

- 1) Add the 4-bit BCD Code groups for each decimal digit position using ordinary binary addition.
- 2) For those positions where the sum is 9 or less, the sum is proper BCD form and no correction is needed.
- 3) When the sum of two digits is greater than 9, a correction of 0110 should be added to that sum, to produce proper BCD result.

The CLK for this counter.




2) BCD Adder: -

Steps for BCD addition

- 1) Add the 4-bit BCD code groups for each decimal digit position using ordinary binary addition.
- 2) For those positions where the sum is 9 or less, the sum is proper BCD form and no correction is needed.
- 3) When the sum of two digits is greater than 9, a correction of 0110 should be added to that sum, to produce proper BCD result.

This will produce a carry to be added to the next decimal position.

The first requirement is easily met by using 4-bit binary parallel adder such as 74LS83 IC.



$S_4 \rightarrow$ actually C_4 , the carry-out of the MSB bit

$\rightarrow S_4 \ S_3 \ S_2 \ S_1 \ S_0$ range is 00000 to 10010

i.e. 0 to 18. because max


2 numbers can be $\begin{array}{r} + 9 \\ + 9 \\ \hline 18 \end{array}$

\rightarrow So BCD adder must include the logic needed to detect sum is greater than 01001, so that correction can be added in.

\rightarrow Define a indicator (Y) which is 1 for sum = 1010 to 10010. $\begin{array}{l} \text{Sum} \\ 0 \rightarrow 9 \rightarrow \text{Y} \\ 10-31 \rightarrow \text{X} \end{array}$ Don't care

s_4	s_3	s_2	s_1	s_0	Y
1	0	0	0	0	0
0	0	0	0	1	0
0	0	0	1	0	0
0	0	0	1	1	0
0	0	1	0	0	0
0	0	1	0	1	0
0	0	1	1	0	0
0	0	1	1	1	0
0	1	0	0	0	0
0	1	0	0	1	0
0	1	0	1	0	1
0	1	0	1	1	1
0	1	1	0	0	1
0	1	1	0	1	1
1	0	0	0	0	1
1	0	0	0	1	1
1	0	0	1	0	1
1	0	0	1	1	X
1	0	0	1	1	X
1	0	0	1	1	X
1	0	0	1	1	X
1	0	0	1	1	X

Res
Don't Care
∴ Max Sum = 18



$S_3 S_2$	$S_1 S_0$	00	01	11	10
00		0	0	0	0
01		0	0	0	0
11		1	1	1	1
10		0	0	1	1

$S_4 = 0$

$S_3 S_2$	$S_1 S_0$	00	01	11	10
00		1	1	X	1
01		X	X	X	X
11		X	X	X	X
10		X	X	X	X

$S_4 = 1$

$I = S_3 S_2$

$II \rightarrow S_1 S_3$

$III \rightarrow S_4 \cdot 1 = S_4$

$Y = S_4 + S_3 S_2 + S_1 S_3$

$Y = S_4 + S_3 (S_1 + S_2)$

The ckt consists of 3 basic parts,
 The two BCD code group $A_3 A_2 A_1 A_0$ & $B_3 B_2 B_1 B_0$ are added together in the upper 4-bit adder, to produce the sum $S_4 S_3 S_2 S_1 S_0$.
 The logic gates shown implement the expression for Y . The lower 4-bit adder will add the correction 0110 to the sum bits, only when $Y = 1$, producing the final

BCD sum o/p represented by $\Sigma_3 \Sigma_2 \Sigma_1 \Sigma_0$. This γ is also the carry out that is produced when sum is greater than 01001.

Of course when $\gamma = 0$, there is no and no addition of 0110. In such cases $\Sigma_3 \Sigma_2 \Sigma_1 \Sigma_0 = S_3 S_2 S_1 S_0$.




Fig. - Logic diagram of a BCD adder using two 4-bit adder and a correction-circuit.

Mathematical Representation of Synchronous Sequential

Machine

→ We know that the next state of a sequential machine depends upon the present state & the present i/p. The relation between the present state $S(t)$, present i/p $x(t)$, and next state $S(t+1)$ can be

given as

$$S(t+1) = f \left\{ S(t), x(t) \right\} \rightarrow \text{function of .}$$

The value of o/p $Z(t)$ can be given as

$$Z(t) = g \left\{ S(t), x(t) \right\} \rightarrow \text{Mealy Model}$$

$$Z(t) = g \left\{ S(t) \right\} \rightarrow \text{Moore Model}$$

because in a Mealy Machine, the o/p depends on the present state & i/p, whereas in a Moore machine, the o/p depends only on the present state. Table 1 shows a comparison between the Moore machine & Mealy machine.

Comparison between Moore & Mealy Machine

Table 1:

Moore Machine	Mealy Machine
<p>1. The O/P is a fⁿ of present state only.</p> $Z(t) = f \{ S(t) \}$	<p>1. The O/P is fⁿ of present state as well as present I/P.</p> $Z(t) = f \{ S(t), X(t) \}$
<p>2. I/P change don't affect the O/P.</p>	<p>2. I/P change may affect the O/P of the CKT.</p>
<p>3. It requires <u>more</u> number of states for implementing same function.</p>	<p>3. It requires <u>less</u> number of states for implementing same function.</p>

Mealy Model :-

When the O/P of the sequential CKT depends on both the present state of the FIF and on the I/Ps, the sequential circuit is referred to as ~~Mealy~~ Mealy circuit or Mealy Machine.

Fig 1. Shows the logic diagram of a Mealy model. Notice that the O/P depends on the present state as well as I/Ps.




Fig 12 - Logic diagram of Mealy Model.

The Mealy model shown in figure consists of two D-FFs, an input (X) and OP (Z).

Since the D IP of a FF determine the value of next state, the state equations for the model can be written as

$$y_1(t+1) = y_1(t) \cdot x(t) + y_2(t) \cdot \bar{x}(t) \quad \text{--- (1)}$$

$$y_2(t+1) = \bar{y}_1(t) \cdot x(t) \quad \text{--- (2)}$$

$$Z(t) = \{ y_1(t) + y_2(t) \} \cdot \bar{x}(t) \quad \text{--- (3)}$$

where $y(t+1)$ is the next state of FF one clock edge later, $x(t)$ is the present

17P $Z(t)$ as the present o/p.

of $y_1(t+1)$ & $y_2(t+1)$ are represented by

$y_1(t)$ & $y_2(t)$, in more compact form,

the eqns are

$y_1 = y_1 x + y_2 x$ — (4)


$y_2 = \bar{y}_1 x$ — (5)

$Z = (y_1 + y_2) \bar{x}$ — (6)

Note: - o/p depends on present state and i/c.

The state table of the Mealy model based on the above state equations & o/p eqn is shown in fig 2(a) & state diagram is shown in fig 2(b)

P.S	N.S				o/p	
	x=0		x=1		x=0	x=1
$y_1 y_2$	y_1	y_2	y_1	y_2	Z	Z
0 0	0	0	0	1	0	0
0 1	0	0	1	1	1	0
1 0	0	0	1	0	1	0
1 1	0	0	1	0	1	0



(Using eqn 4, 5, 6)

(b) State diagram

(a) State Table

Prq 2: - Mealy Model.

Note: Till now all the designs of sequence detector we have done, using Mealy model.

o/p $z(t)$ as the present o/p. 304

if $y_1(t+1)$ & $y_2(t+1)$ are represented by

$y_1(t)$ & $y_2(t)$, in more compact form,

the eqns are

$$Y_1 = y_1 x + y_2 x \quad \text{--- (4)}$$


$$Y_2 = \bar{y}_1 x \quad \text{--- (5)}$$

$$Z = (y_1 + y_2) \bar{x} \quad \text{--- (6)}$$

Note: - o/p depends on present state and i/p.

The state table of the Mealy model based on the above state equations & o/p eqn as shown in fig 2(a) & state diagram as shown in fig 2(b)

P.S	N.S				o/p	
	x=0		x=1		x=0	x=1
y ₁ y ₂	y ₁	y ₂	y ₁	y ₂	Z	Z
0 0	0	0	0	1	0	0
0 1	0	0	1	1	1	0
1 0	0	0	1	0	1	0
1 1	0	0	1	0	1	0



Using eqn (4,5,6)

(b) State diagram

(a) State Table

Prq 2: - Mealy Model.

Note: - Till now all the designs of sequence detector we have done, using Mealy Model.

Moore Model :-

When the o/p of the sequential circuit depends only on the present state of the F/F, the sequential circuit is referred to as Moore circuit or Moore Machine.

Fig 3. shows the logic diagram of a Moore ckt.

Notice that the o/p depends only on present state. It does not depend on the i/p at all. The i/p is used only to determine the i/p's of the F/F's. It is not used to determine the o/p.

The circuit ^{shown} has 2 T F/F's, one i/p X and one o/p Z. It can be described algebraically by 2 i/p eqns and an o/p eqn.

$$T_1 = Y_2 X$$

$$T_2 = X$$

$$Z = Y_1 Y_2$$

NOTE - o/p depends only on present states.

The characteristic eqn of a T F/F is

$$Q(t+1) = T\bar{Q} + \bar{T}Q \quad \text{--- (7)}$$




Fig 3: - Logic diagram of a Moore model.

The value for the next state can be derived from the state equations by substituting T_1 and T_2 in the characteristic equation yielding

$$y_1(t+1) = T_1 \bar{Q}_1 + \bar{T}_1 Q_1 \quad \left. \begin{array}{l} T_1 = y_2 x \\ Q_1 = y_1 \end{array} \right\}$$

$$= y_2 x \cdot \bar{y}_1 + \bar{y}_2 x y_1$$

$$= y_2 x \bar{y}_1 + (\bar{y}_2 + x) y_1$$

$$y_1(t+1) = y_2 x \bar{y}_1 + \bar{y}_2 y_1 + x y_1$$

Rearranging ↓

$$y_1 = y_1 \bar{y}_2 + y_1 x + y_1 y_2 x \quad \text{--- (8)}$$

$$y_2(t+1) = T_2 \bar{Q}_2 + \bar{T}_2 Q_2$$

$$= x \bar{y}_2 + \bar{x} y_2$$

$$T_2 = x$$


$$Q_2 = y_2$$

$$\therefore y_2 = x \bar{y}_2 + \bar{x} y_2 = x \oplus y_2 \quad \text{--- (9)}$$

The state table ~~is~~ of the Moore model based on the above equations & output eqn as shown in Fig 4.

P.S		N.S				O/P (Z)
		X=0		X=1		
Y ₁	Y ₂	Y ₁	Y ₂	Y ₁	Y ₂	Z
0	0	0	0	0	1	0
0	1	0	1	1	0	0
1	0	1	0	1	1	0
1	1	1	1	0	0	1

(a) State Table




(b) State Diagram

Fig 4: Moore Model


Notes:- In Moore model, O/P (Z) has 2 columns, X=0 & X=1, In Moore Z has one column. Since Z is independent of I/P (X).

Q) Implement SOP (0, 1, 2, 3, 4, 10, 11, 14, 15) using 3 select line MUX with Enable I/P.

Ans:



Using Enabler



Enabler. When A is activated, when A is activated.


Without Enable Pin

Make the grouping relation between


using A, B, C & D and the

$D \oplus Y$

With Enable Pin




Without Enable



Memory Classification:-

Memory is an essential component of micro computer system. It stores binary instructions & data for the microprocessor. There are various types of memory which can be classified in 2 groups such as

1. Primary Memory.
2. Secondary Memory.



<writing a c program>

Primary Memory:-

The chief characteristic is that CPU directly accesses their location in the main memory.

These are used for programme and data storage, during computer operations. Total capacity of a primary memory varies from a few KB for small computing system to several MB/GB for large systems.

→ If a memory has n address lines then the memory capacity is 2^n bytes.

→ Basically the primary memory are divided into 2 groups

1. Read/Write memory (RAM)
2. Read only memory (ROM)

Read/Write Memory (RAM)

The microprocessor can write into & read from this memory. It is popularly known as RAM (Random Access Memory)

It is used primarily for information that is likely to be altered, such as writing programs or receiving data.

→ This memory is volatile, meaning that when power is turned off, all the contents are destroyed.

→ Two types of R/W memories - Static and dynamic (SRAM / DRAM)

SRAM (Static RAM)

→ This memory is made up of flip-flop and it stores the bit as a voltage.

→ Each memory cell requires six transistors.

→ Therefore the memory chip has low density ~~and~~ but high speed.

→ This memory is more expensive and consumes more power than dynamic memory.

→ In high speed processor, SRAM known (as cache memory), ~~is~~ included on the processor chip.

→ In addition, high speed cache memory is also included external to the processor to improve the performance of a system.

DRAM (Dynamic RAM)

→ This memory is made up of MOS transistor and it stores the bit as a charge.

→ The advantage of dynamic memory are that it has high density and low power consumption.

And is cheaper than static memory.

→ The disadvantage is that the charge (bit information) leaks, therefore stored information needs to be read and written again every few milliseconds.

→ This is called refreshing the memory, and it requires extra circuitry, adding to the cost of the system.

V. diff

Static RAM

Dynamic RAM

- 1) It uses registers & latches / Flip flops for data storage
- 2) The stored information are retained in it as long as power supply is on.
- 3) It does not require refreshing ckt.
- 4) It is used for small amount of data storage
- 5) It consumes more power and are more expensive
- 6) Faster

- 1) It uses capacitors for data storage.
- 2) It loses its content in a very short time even though the power supply is on.
- 3) It requires refreshing ckt.
- 4) It is used for large amount of data storage
- 5) It consumes less power & less expensive.
- 6) Slower

7) It stores the bit as a voltage

7) It stores the bit as a charge

Both SRAM & DRAM are volatile.

ROM (Read-only - Memory)

- The ROM is a non-volatile memory.
- It retains information even if the power is turned off.

→ The ROM, like the RAM is random-access memory, but the term RAM traditionally means a random-access read/write memory.

→ This memory is used for programs and data that need not to be altered.

→ As the name suggests, the information can be read only, which means once a bit pattern is stored, it is permanent.

ROM are classified into 5 types, such as

- (a) Masked ROM
- (b) PROM
- (c) EPROM
- (d) EEPROM
- (e) Flash Memory

a) Masked ROM :-

In this ROM, a bit pattern is permanently recorded by the masking and metallization process.

Memory manufacturers are generally required to do this process. It is expensive and specialized process. But economical for large production quantities.

②

117

PROM (Programmable Read only Memory) :-

→ This memory has nichrome and polysilicon wires arranged in a matrix.

→ These wires can be functionally viewed as diodes or fuses. This memory can be programmed by the user with a special PROM programmer that selectively burns the fuses according to the bit patterns to be stored. This process is known as burning the PROM and the information is stored permanently.

< Like Burning a Read only CD >

EPROM (Erasable Programmable Read only memory)

The information can be erased by exposing the chip to ultra violet light and the chip can be reprogrammed. Because the chip can be used many times, this memory is ideally suited for product development, experimental projects and college laboratories.

EE - PROM (Electrically Erasable PROM)

This memory is functionally similar to EPROM, ~~but~~ except that information can be altered by using electrical signals at of the register level rather than erasing all the information. This has an advantage of on field and remote control application.

Flash Memory:

This is a variation of EE-PROM that is becoming popular. The major difference between the flash memory and EE PROM is the erase procedure. The EE-PROM can be erased at a register level, but the flash memory must be erased either entirely or at the sector (block) level. Faster than EE-PROM.

Secondary Memory:

If it is necessary to store more data than the maximum capacity of primary memory then secondary memory is employed.

→ The CPU can't directly access a secondary memory device. The secondary memories can be accessed only through I/O ports or in a serial format using proper software and hardware.

→ Magnetic tapes, floppy disks, CD-ROM, Hard-disk, Pen drive etc are common examples of secondary memory.