


(vi) EX-OR Gate



Q

Draw X-or gate using basic gates

$$Y = A \oplus B = A\bar{B} + \bar{A}B$$



Standard Forms of Boolean Expression:-

There are 2 forms of Boolean expressions, These 2 forms are

(i) SOP (Sum of the Product) form.

(ii) POS (Product of the Sum) form.

(over)

SOP form

This is an expression in which AND terms (product) are ORed (summed) together.

Ex:- $F = \bar{A}BC + A\bar{B}C + A\bar{B}C + ABC$

POS form

This is an expression in which OR terms (sum) are ANDed (product) together.

Ex:- $F = (A+B)(\bar{C}+D)(\bar{D}+A)$

Conversion of a General expression to SOP form

Any logic expression can be changed to SOP form by applying Boolean Algebra technique

Ex-1, $A(B+CD) = AB + ACD$

Ex-2 $A\bar{B} + B(CD + E)$
 $= A\bar{B} + BCD + BE$

Ex-3:

$$\overline{(A+B)} + C$$

$$= \overline{(A+B)} \cdot \bar{C}$$

$$= \overline{(A+B)} \cdot \bar{C}$$

$$= A\bar{C} + B\bar{C}$$

68

The Standard SOP form:- [Canonical form]

A Standard SOP expression is one in which all the variables in the domain appear in the each product term.

Step-1:- Multiply each non standard product term by a term made up of sum of a missing variable and its complement. This results in 2 product terms.

Step 2:- Repeat step I, until all resulting product terms contain all variables in the domain in either complemented or uncomplemented form.

Ex:- $A\bar{B}C + \bar{A}B + AB\bar{C}D$

We know

$$A + \bar{A} = 1$$

$$B + \bar{B} = 1$$

$$(C + \bar{C}) = 1$$

$$D + \bar{D} = 1$$

$$\therefore A\bar{B}C(D + \bar{D}) + \bar{A}B(C + \bar{C})(D + \bar{D}) + AB\bar{C}D$$

~~$$= \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D} +$$~~

Consider

$$(1) A\bar{B}C(D + \bar{D}) = A\bar{B}CD + A\bar{B}C\bar{D}$$

$$(2) \bar{A}B(C + \bar{C})(D + \bar{D})$$

$$= (\bar{A}B\bar{C} + \bar{A}B\bar{C}) (D + \bar{D})$$

$$= \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D}$$

(3) $A\bar{B}\bar{C}D$... contains 4 variables.

∴ finally

$$A\bar{B}C + \bar{A}\bar{B} + A\bar{B}\bar{C}D$$

$$= A\bar{B}CD + A\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}\bar{C}D + A\bar{B}\bar{C}\bar{D}$$

Binary representation of a standard SOP form -

Ex: If $A\bar{B}.C.D = 1$, what is $\underline{A\bar{B}CD}$?

Ans: $A\bar{B}.C\bar{D} = 1$

Since their product is 1, individual terms must be 1. If any one would have zero, then their product would be zero.

$$\begin{aligned} A &= 1 \\ \bar{B} &= 1 \Rightarrow B = 0 \\ C &= 1 \\ \bar{D} &= 1 \Rightarrow D = 0 \end{aligned}$$

$A\bar{B}CD = 1010$

Imp

A SOP expression is equal to 1 only if one or more of the product terms on the expression is equal to 1.

(Because $A \cup 1 = 1$) (At least one expression = 1) (e.g. $0 \cup 1 = 1, 0 \cup 1 \cup 1 = 1$)

The Standard POS form (Canonical POS form)

A standard POS expression is one in which all the variables in the domain appear in each sum term in the expression.

Steps

1. Add to each nonstandard product term a term made up of the product of the missing variable and its complement. This results in 2 sum terms. (because we can add onto anything without changing its value).
2. Apply the rule $A+BC = (A+B)(A+C)$
3. Repeat step 1 until all resulting sum terms contain all variables in the domain in either complemented or uncomplemented form.

Ex: ^{Start} Convert the following Boolean expression into standard POS form.

$$(A+B+C) (\bar{B}+C+\bar{D}) (A+\bar{B}+\bar{C}+D)$$

Ans:

$$A+B+C = \frac{A+B+C+D\bar{D}}{A \quad B \quad C}$$

$$= (A+B+C+D) (A+B+C+\bar{D})$$

$D\bar{D} = 0$, we can add.

$$A+B+C = (A+B)(A+C)$$

$$\bar{B}+C+\bar{D} = A\bar{A} + \bar{B} + C + \bar{D}$$

$$= \overline{B+C+D} + A\overline{A}$$

$$= (\overline{B+C+D} + A) (\overline{B+C+D} + \overline{A})$$

→ $(A+B+C+D)$ if contains all the variables.

∴ Finally

$(A+B+C) (\overline{B+C+D}) (A+B+C+D)$ can be converted into standard POS form as

$$= (A+B+C+D) (A+\overline{B+C+D}) (\overline{B+C+D}+A) (\overline{B+C+D}+A)$$

$$= (A+B+C+D) (A+\overline{B+C+D}) (A+\overline{B+C+D}) (\overline{A+B+C+D})$$

Converting Standard SOP to Standard POS

Step 1: Evaluate each product term in the SOP expression. That is, determine the binary numbers that represent the product term.

Step 2: Determine all of the binary numbers not included in the evaluation of step 1.

Step 3: Write the equivalent sum term for each binary number from step 2 and expression in

Ex:-

$$\overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}C + ABC$$

Ans:

SOP

$$000 + 010 + 011 + 101 + 111$$

$$0, 2, 3, 5, 7$$

So left 1, 4, 6

$$001, 100, 110$$

~~$$(A + B + C)$$~~

POS

$$(A + B + C) (\overline{A} + B + C) (\overline{A} + \overline{B} + C)$$

In

POS

form

$$0 \rightarrow A$$

$$1 \rightarrow \overline{A}$$

In

SOP

form

$$0 \rightarrow \overline{A}$$

$$1 \rightarrow A$$

Q) Convert POS to SOP $(A+B+C)(\overline{A}+B+C)(\overline{A}+\overline{B}+C) \rightarrow ?$ SOP

Q) Convert $\overline{A}B + A\overline{B} = ?$ into POS.

→ A POS expression is equal to 0

only if one or more of sum terms in the expression are equal to 0

Ex Determine the binary value of the variables for which following POS

a) expression is equal to 0.

$$(A+B+C+D) (A+\bar{B}+C+D) (\bar{A}+B+C+\bar{D})$$

Ans: The total expression = 0, if any one of them is 0.

If $A+B+C+D = 0 \Rightarrow A=0, B=0, C=0, D=0$

If $A+\bar{B}+C+D = 0 \Rightarrow A=0, B=1, C=0, D=0$

If $\bar{A}+B+C+\bar{D} = 0 \Rightarrow A=1, B=1, C=1, D=1$

Min term

~~Min~~ Minterm is a product term

which contain all the variables either in true form or complement form.

$F(A, B, C) = ABC + \bar{A}BC + B\bar{C} + A\bar{C}$
 min terms.
 e/p Variable, we have
 2³ min terms.
 1 → 2⁴ → 16 min terms.

0	0	0
1	0	0
0	1	0
1	1	0
0	0	1
1	0	1
0	1	1
1	1	1

Minimal SOP form - It is an SOP expression containing min product term which cannot be further simplified.

Max term:

Maxterm is sum term which contains all the variables given in the expression either in true form or in complement form.

Ex. $F(A, B, C) = (A+B+C)(B+\bar{C})$

Minimal POS form is a POS expression containing min sum term which can't be further simplified.

Min term & Max term representation

For 3 C/P → binary variable function,
We have $2^3 = 8$ min terms as well as max terms.

$x \ y \ z$	min term (m_i)	Max term (M_j)
0 0 0	$\bar{x} \bar{y} \bar{z}$ (m_0)	$(x+y+z) M_0$
0 0 1	$\bar{x} \bar{y} z$ (m_1)	$(x+y+\bar{z}) M_1$
0 1 0	$\bar{x} y \bar{z}$ (m_2)	$(x+\bar{y}+z) M_2$
0 1 1	$\bar{x} y z$ (m_3)	$(x+\bar{y}+\bar{z}) M_3$
1 0 0	$x \bar{y} \bar{z}$ (m_4)	$(\bar{x}+y+z) M_4$
1 0 1	$x \bar{y} z$ (m_5)	$(\bar{x}+y+\bar{z}) M_5$
1 1 0	$x y \bar{z}$ (m_6)	$(\bar{x}+\bar{y}+z) M_6$
1 1 1	$x y z$ (m_7)	$(\bar{x}+\bar{y}+\bar{z}) M_7$

Q.2

→ For n input variables we have 2^n mms as well as 2 max terms.

→ Min term is a product term whose value equal to 1 i.e denoted by

$$\sum_{i=0}^{2^n-1} m_i = 1, \text{ i.e. either of them } 1.$$

e.g

$$f(A, B, C) = \sum (0, 2, 4, 6)$$

$$= 000 + 010 + 100 + 110$$

$$= \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C} + A\overline{B}\overline{C} + AB\overline{C}$$

truth table

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

→ Find the truth table?

→ Max term is a sum term whose value equal to 0, i.e denoted by

$$\prod_{i=0}^{2^n-1} M_i = 0, \text{ i.e. either of them is } 0.$$

Find the truth table.

e.g

$$F(A, B, C) = \prod (0, 2, 4, 7)$$

$$= (000) (010) (100) (111)$$

$$= \overline{A+B+C}$$

$$= (A+B+C) (A+B+C) (\overline{A+B+C}) (\overline{A+B+C})$$

→ Min term & max term are complement to each other.

$$\sum (0, 2, 4, 6) = \prod (1, 3, 5, 7)$$

→ minimization

Ex - 1 (Simplify the following expression)

(i) $ABC + A\bar{B}C + AB\bar{C}$

Ans:

$ABC + A\bar{B}C + AB\bar{C}$

$= AB(C + \bar{C}) + A\bar{B}C$

$= AB \cdot 1 + A\bar{B}C$

$= AB + A\bar{B}C$

$= A(B + \bar{B}C)$

$= A[(B + \bar{B}) \cdot (B + C)]$

$= A(1)(B + C)$

$= A(B + C)$

$= AB + AC$

(Ans)

formula

$A + BC = (A + B)(A + C)$

→ (Minimized expression)

(ii) $(A + \bar{B} + C)(\bar{A}B\bar{C}D)$

$= A(\bar{A}B\bar{C}D) + \bar{B}(\bar{A}B\bar{C}D) + C(\bar{A}B\bar{C}D)$

$= 0 + 0 + 0$

$= 0$

$A\bar{A} = 0$

$B\bar{B} = 0$

$C\bar{C} = 0$

(iii) $\bar{x}\bar{y}z + yz + xz$

$(\bar{x} + \bar{y} + A)(\bar{x} + \bar{y} + A)(\bar{x} + \bar{y} + A)(\bar{x} + \bar{y} + A)$

$= \bar{x}\bar{y}z + z(xy)$

$= z[xy + \bar{x}\bar{y}]$

$= z[(xy) + \overline{xy}]$

$$\begin{aligned}
 &= Z \cdot [1] \\
 &= Z \\
 &\quad \text{(Ans)}
 \end{aligned}$$

$$1 + \bar{A} = 1$$

(iv)

$$AB + \bar{B}C + AC$$

~~$$A(B+C) + \bar{B}C$$~~

$$= AB + \bar{B}C + AC \cdot 1$$

$$= AB + \bar{B}C + AC(B + \bar{B})$$

$$= \overbrace{AB} + \overbrace{\bar{B}C} + \overbrace{ABC} + \overbrace{A\bar{B}C}$$


$$= AB(1+C) + \bar{B}C(1+A)$$

$$= AB + \bar{B}C + 0 + 0$$

See $AB + \bar{B}C + AC = AB + \bar{B}C$
 one term is eliminated (i.e. AC)

Trick:- See one term is complemented i.e. $\bar{B}C$
 for ans. keep the complemented term & its
 corresponding uncomplemented term, eliminate the
 other one.

$$AB + \bar{B}C + AC$$



Keep these two.

$$\text{Ans} \rightarrow AB + \bar{B}C$$

$$\begin{aligned}
 &= Z \cdot [1] \\
 &= Z \\
 &\quad \text{(Ans)}
 \end{aligned}$$


$$A + \bar{A} = 1$$

(iv)

$$\begin{aligned}
 &AB + \bar{B}C + AC \\
 &= AB + \bar{B}C + AC \cdot 1 \\
 &= AB + \bar{B}C + AC(B + \bar{B}) \\
 &= AB + \bar{B}C + ABC + A\bar{B}C \\
 &= AB(1 + C) + \bar{B}C(1 + A) \\
 &= AB + \bar{B}C
 \end{aligned}$$

See $AB + \bar{B}C + AC = AB + \bar{B}C$
 one term is eliminated (i.e. AC)

Trick:- See one term is complemented i.e. $\bar{B}C$
 for ans. keep the complemented term & its
 corresponding uncomplemented term, eliminate the
 other one.



Keep these two.

$$\text{Ans} \rightarrow AB + \bar{B}C$$

(v) Prove

$$AB + \bar{A}C + BC = AB + AC$$

$$=$$

Ans:

$$AB + \bar{A}C + BC \cdot 1$$

$$= AB + \bar{A}C + BC(A + \bar{A})$$

$$= \overbrace{AB + \bar{A}C + ABC} + \overbrace{\bar{A}BC}$$

$$= AB(1 + C) + \bar{A}C(1 + B)$$

$$= AB + AC$$

(vi) Prove

$$AB + B\bar{C} + AC = B\bar{C} + AC$$

(vii) Prove that

$$ABCD + AB\bar{C}D + ABC\bar{D} + ABCDE + AB\bar{C}DE + ABCDE$$

$$= ABC$$

Ans:-

$$ABCD + AB(\bar{C}D) + ABC\bar{D} + AB\bar{C}D + ABCDE + AB\bar{C}DE + ABCDE$$

$$= ABC(D + \bar{D}) + AB(\bar{C} + D) + AB\bar{C}D + ABCDE + AB\bar{C}DE$$

$$= ABC + AB\bar{C}(1 + D) + AB\bar{D}(1 + E) + ABCDE$$

$$= ABC + AB\bar{C} + AB\bar{D} + ABCDE$$

$$ABC(1+DE) + AB\bar{C} + A\bar{B}D$$

$$= ABC + AB\bar{C} + A\bar{B}D$$

$$= AB(C + \bar{C}) + A\bar{B}D$$

$$= AB + A\bar{B}D$$

$$= AB(1+D)$$

$$= AB$$

(Ans)

Prove that

(ii)

$$\overline{AB + BC + CA} = \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{C}\bar{A}$$

$$= \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{C}\bar{A}$$

Proof:

$$\overline{AB + BC + CA}$$

$$= \bar{A}\bar{B} \cdot \bar{B}\bar{C} \cdot \bar{C}\bar{A}$$

Demorgan's theorem

$$\overline{A+B} = \bar{A} \cdot \bar{B}$$

$$= (\bar{A} + \bar{B}) \cdot (\bar{B} + \bar{C}) \cdot (\bar{C} + \bar{A})$$

multiply

Again Demorgan's theorem

$$\overline{A \cdot B} = \bar{A} + \bar{B}$$

$$= (\bar{A}\bar{B} + \bar{A}\bar{C} + \bar{B}\bar{B} + \bar{B}\bar{C}) (\bar{A} + \bar{C})$$

$$= (\bar{A}\bar{B} + \bar{A}\bar{C} + \bar{B} + \bar{B}\bar{C}) (\bar{A} + \bar{C})$$

~~$$= (\bar{A}\bar{B} + \bar{A}\bar{C} + \bar{B}) (1 + \bar{C})$$~~

$$= [\bar{B}(1 + \bar{A} + \bar{C}) + \bar{A}\bar{C}] (\bar{A} + \bar{C})$$

$$= [\bar{B} + \bar{A}\bar{C}] (\bar{A} + \bar{C})$$

$$= \bar{B}\bar{A} + \bar{B}\bar{C} + \bar{A}\bar{C}\bar{A} + \bar{A}\bar{C}\bar{C}$$

$$= \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{A}\bar{C} + \bar{A}\bar{C}$$

$$A \cdot A = A$$

$$A + 0 = A$$

$$AB + BC + CA = (\overline{A}\overline{B} + \overline{B}\overline{C} + \overline{A}\overline{C}) \quad \left. \begin{array}{l} \therefore A+A=A \\ \text{(proved)} \end{array} \right\}$$

Alternative Method for Converting SOP \rightarrow POS

- 1) Take the complement of given SOP expression & expand using DeMorgan's theorem.
- 2) Simplify the above expression using the Boolean algebra.
- 3) Take once again complement of the simplified expression obtained in step 2, to get the POS form.

Ex: $F = AB + \overline{A}B$

Step 1

$$\overline{F} = \overline{AB + \overline{A}B}$$

$$= \overline{AB} \cdot \overline{\overline{A}B}$$

$$= (\overline{A} + \overline{B}) (\overline{\overline{A}} + \overline{B})$$

$$= (\overline{A} + \overline{B}) (A + B)$$

Step 2

$$\overline{\overline{F}} = \overline{(\overline{A} + \overline{B})(A + B)}$$

$$= \overline{\overline{A} + \overline{B}} \cdot \overline{A + B}$$

$$= (A \cdot B) \cdot (\overline{A} \cdot \overline{B})$$

$$= AB + \overline{A}\overline{B}$$

Step 3

$$\overline{\overline{\overline{F}}} = \overline{AB + \overline{A}\overline{B}}$$

$$= \overline{AB} \cdot \overline{\overline{A}\overline{B}}$$

$$= (\overline{A} + \overline{B}) (A + B)$$

$A = \overline{\overline{A}}$
 $\overline{A} = \overline{A + A}$

$F = (\overline{A} + \overline{B})(A + B)$ POS form

POS \rightarrow SOP

Step 1: Expand the POS expression

Step 2: Simplify using the laws of Boolean algebra.

Ex: $F = (\bar{A} + \bar{B})(A + B)$

Step 1:

$$F = \bar{A} \cdot A + \bar{A} \cdot B + \bar{B} \cdot A + \bar{B} \cdot B$$


$$= \bar{A}B + A\bar{B}$$

Step 2:-

(SOP form)

Q) Design $A + BC$ using NAND/NOR

Digital waveform:-



(a) +ve going pulse

(b) -ve going pulse

\rightarrow A positive going pulse is generated when the voltage (current) goes from its normally low level to its high & then back to low level.


\rightarrow A -ve going pulse is generated when the voltage goes from its normally high level to its low level & back to high level.

t_r (Rise time)

The time required for the pulse to go from low level to high level is called rise time (t_r). Practically, it is the measure of time from 10% of pulse amplitude to 90% of pulse amplitude.

t_f (Fall time)

The time required for the transition from high level to low level is called the fall time (t_f). Practically it is the measure of time from 90% to 10% of pulse amplitude.



Duty cycle = $\frac{t_w}{T} = \frac{\text{Pulse width}}{\text{Time Period}}$

$f = \frac{1}{T}$ i.e. frequency = $\frac{1}{\text{Time period}}$

pulse width:-

It is a measure of the duration of the pulse and is often defined as the time interval between 50% point on the rising & falling edge.


20
1) (a)

Analog, digital, discrete time signal?

Analog:-

The analog signal is that type of signal which varies continuously with certain interval of time.

e.g. $y(t) = \sin t$



Digital:-

Digital signal is that type of signal which is represented as a sequence of numbers (i.e. magnitude) at an constant of time.

e.g. = Pulse train shown.

High = +5V (logic 1)

Low = 0V (logic 0)




Discrete-Time Signal:-

It is defined at certain specific values of time.

The time constant need not be equidistant in practice. They are usually taken at equally spaced intervals for computational convenience and mathematical help.

①

$$y(n) = \begin{cases} 0.2^n, & \text{for } n \geq 0 \\ 0, & \text{otherwise} \end{cases}$$



$n = \text{integer}$.

b) P-N junction diode made up of which material (Si, Ge, GaAs) will have highest thermal stability? Why?

Ans :- P-N junction diode made up of Si material will have highest thermal stability, because Silicon diodes operated in Avalanche breakdown are available with maintaining voltages from several volts to several hundred volts with power rating up to 50 watts. They can operate in high temperature.

Internal - 4) An amplifier operating from $\pm 5V$ supplies provides a 3.2 V peak sine wave across 50Ω load, when provided with 0.4 V peak e/p from which 2.0 mA peak is drawn. The avg current in each supply is measured to be 30 mA. Find voltage gain, current gain & power gain expressed in dB, as well as supply power, amplifier dissipation & amplifier efficiency.

Logic Gates & Boolean Algebra

1) RPVT 2016

Prove that

$$\overline{AB+AC} + A\overline{B}C = \overline{A} + \overline{B}$$

Ans \Rightarrow

$$\overline{AB+AC} + A\overline{B}C$$

$$= \overline{AB} \cdot \overline{AC} + A\overline{B}C$$

$$= (\overline{A+B})(\overline{A+C}) + A\overline{B}C$$

$$= \overline{A} \cdot \overline{A} + \overline{A} \cdot \overline{C} + \overline{A} \overline{B} + \overline{B} \overline{C} + A\overline{B}C$$

$$= \overline{A} + \overline{A} \overline{C} + \overline{A} \overline{B} + \overline{B} \overline{C} + A\overline{B}C$$

$$= \overline{A} (1 + \overline{C}) + \overline{A} \overline{B} + \overline{B} \overline{C} + A\overline{B}C$$

$$= \overline{A} + \overline{A} \overline{B} + \overline{B} \overline{C} + A\overline{B}C$$

$$= \overline{A} + (\overline{A} \overline{B} + \overline{B} \overline{C} + A\overline{B}C)$$

$$= \overline{A} + \overline{B} (\overline{C} + AC)$$

$$= \overline{A} + \overline{B} (\overline{C} + A)$$

$$= \overline{A} + \overline{B} (\overline{C} + A)$$

$$= \overline{A} + \overline{B} \overline{C} + A\overline{B}$$

$$= (\overline{A} + A) (\overline{A} + \overline{B}) + \overline{B} \overline{C}$$

$$= 1 \cdot (\overline{A} + \overline{B}) + \overline{B} \overline{C} = \overline{A} + \overline{B} + \overline{B} \overline{C}$$

$$= \overline{A} + \overline{B} (1 + \overline{C}) = \overline{A} + \overline{B}$$

~~$$= \overline{A} + (\overline{B} + \overline{B}) (\overline{B} + \overline{C})$$~~

$\therefore \overline{A+B} = \overline{A} \cdot \overline{B}$
 $\therefore \overline{A} - \overline{A} = \overline{A}$

$\therefore A+BC = (A+B)(A+C)$
 $\overline{C} + C = 1$

$$\overline{AB+AC} = \overline{A} \overline{B} + \overline{A} \overline{C}$$

$$= \overline{A} + \overline{B} + \overline{B} \overline{C}$$

$$= \overline{A} + \overline{B} (1 + \overline{C})$$

$$= \overline{A} + \overline{B}$$


(Proved)

✓ (a) Draw the logic diagram for the boolean expression

$$Y = (A+B) \cdot (B+C) \cdot (C+A)$$

(b) Simplify the above equation & draw the logic diagram for simplified expression.

Ans -



$$(ii) (A+B)(B+C)(C+A)$$

$$= (AB+AC+B+B+BC)(C+A)$$


$$= (AB+AC+B+B+BC)(C+A)$$

$$= (B(1+A+C)+AC)(C+A)$$

$$(A+B)(B+C)(C+A) = (B+AC)(C+A)$$

$$= BC + BA + A \cdot C \cdot C \quad \left. \begin{array}{l} \text{---} \\ \text{---} \\ \text{---} \end{array} \right\} C \cdot C = C$$

$$= AB + BC + AC$$



3) Prove that

$$A\bar{B} + AB\bar{D} + ABC\bar{D} = A\bar{B} + A\bar{C} + A\bar{D}$$

Proof

$$\begin{aligned} & A\bar{B} + AB\bar{D} + ABC\bar{D} \\ &= A\bar{B} + AB[\bar{D} + \bar{C}\bar{D}] \\ &= A\bar{B} + AB[(\bar{D} + \bar{C})(\bar{D} + \bar{D})] \\ &= A\bar{B} + AB[(\bar{C} + \bar{D})] \\ &= A\bar{B} + AB\bar{C} + AB\bar{D} \\ &= A(\bar{B} + B\bar{C}) + AB\bar{D} \\ &= A[(\bar{B} + B)(\bar{C} + \bar{D})] + AB\bar{D} \\ &= A[\bar{B} + \bar{C}] + AB\bar{D} \\ &= A\bar{B} + A\bar{C} + AB\bar{D} \\ &= A(\bar{B} + B\bar{D}) + A\bar{C} \end{aligned}$$

⇒

$$A\bar{B} + A\bar{B}\bar{D} + AB\bar{C}D$$

$$= A(\bar{B} + B\bar{D}) + A\bar{C}$$

$$= A[(\bar{B} + B)(\bar{B} + \bar{D})] + A\bar{C}$$

$$= A(\bar{B} + \bar{D}) + A\bar{C}$$

$$= A\bar{B} + A\bar{C} + A\bar{D} \quad (\text{Proved})$$

4) Prove that

$$ABC + AB\bar{C} + A\bar{B}C + \bar{A}BC = AB + BC + CA$$

L.H.S

$$ABC + AB\bar{C} + A\bar{B}C + \bar{A}BC$$

$$= AB(C + \bar{C}) + A\bar{B}C + \bar{A}BC$$

$$= AB + A\bar{B}C + \bar{A}BC$$

$$= A(B + \bar{B}C) + \bar{A}BC$$

$$= [A(\bar{B} + B)](B + C) + \bar{A}BC$$

$$= A(B + C) + \bar{A}BC$$

$$= AB + AC + \bar{A}BC$$

$$= AB + C(A + \bar{A}B)$$

$$= AB + C(A + \bar{A})(A + B) \quad \left| \begin{array}{l} \because \\ A + \bar{A} = 1 \end{array} \right.$$

$$= AB + C(A + B)$$

$$= AB + AC + BC$$

$$= R.H.S \quad (\text{Proved})$$

Find the complement of the function given below and implement using logic gates.

$$F = \bar{x} (\bar{y} + \bar{z}) (x + y + \bar{z})$$

$$\bar{F} = \overline{\bar{x} (\bar{y} + \bar{z}) (x + y + \bar{z})}$$

$$= \bar{\bar{x}} + \overline{(\bar{y} + \bar{z})} + \overline{(x + y + \bar{z})}$$

$$= x + (\bar{y} \cdot \bar{z}) + (\bar{x} \cdot \bar{y} \cdot \bar{z})$$

$$= x + (\bar{y} \cdot \bar{z}) + (\bar{x} \cdot \bar{y} \cdot \bar{z})$$

$$= x + yz + (\bar{x} \bar{y} \bar{z})$$

$$= x + z (y + \bar{x} \bar{y})$$

$$= x + z [(y + \bar{x}) (y + \bar{y})]$$


$$= x + yz + \bar{x}z$$

$$= (x + \bar{x}z) + yz$$

$$= (x + z) + yz$$

$$= x + z(1 + y)$$

$$\bar{F} = x + z$$



$\overline{ABC} = \bar{A} + \bar{B} + \bar{C}$
 $\overline{A+B} = \bar{A} \cdot \bar{B}$

6) Simplify the following expression

$$F(x, y, z) = (x+y) \overline{x(y+z)} + \overline{xy} + \overline{x} \cdot \overline{z}$$

$$(x+y) \overline{x(y+z)} + \overline{xy} + \overline{x} \cdot \overline{z}$$

$$= (x+y) \overline{x + (y+z)} + \overline{xy} + \overline{x} \cdot \overline{z}$$

$$= (x+y) (x + \overline{y+z}) + \overline{xy} + \overline{x} \cdot \overline{z}$$

$$= (x+y) (x + yz) + \overline{xy} + \overline{x} \cdot \overline{z}$$

$$= (x \cdot x + xyz + xy + yz) + \overline{xy} + \overline{x} \cdot \overline{z}$$

$$= (x + xy + xyz + yz) + \overline{xy} + \overline{x} \cdot \overline{z}$$

$$= (x(1+y+yz) + yz) + \overline{xy} + \overline{x} \cdot \overline{z}$$

$$= (x + yz) + \overline{xy} + \overline{x} \cdot \overline{z}$$

$$= x + \overline{x} \cdot \overline{z} + yz + \overline{xy}$$

$$= (x + \overline{x}) (\overline{x} + \overline{z}) + yz + \overline{xy}$$

$$= \overline{x} + \overline{z} + yz + \overline{xy}$$

$$= \overline{x} + \overline{y} + \overline{z} + yz$$

$$= \overline{x} + \overline{y} + (\overline{z} + z) \cdot (\overline{z} + y)$$

$$= \overline{x} + \overline{y} + \overline{z} + y$$

$$= 1 + \overline{x} + \overline{z} = 1 \quad (\text{Ans})$$

$$7) \text{ If } \overline{A}B + A\overline{B} = C$$

$$\text{Then prove } \overline{A}C + A\overline{C} = B$$

Proof :

$$\begin{aligned} & \overline{A}C + A\overline{C} \\ &= A(\overline{\overline{A}B + A\overline{B}}) + \overline{A}(\overline{\overline{A}B + A\overline{B}}) \quad \left. \begin{array}{l} = \\ C = \overline{\overline{A}B + A\overline{B}} \end{array} \right\} \\ &= A(\overline{\overline{A}B}, \overline{A\overline{B}}) + \overline{A}(\overline{\overline{A}B}, \overline{A\overline{B}}) \\ &= A((\overline{\overline{A}} + \overline{B})(\overline{A} + \overline{\overline{B}})) + \overline{A}B \\ &= A((A + \overline{B})(\overline{A} + B)) + \overline{A}B \\ &= A(A\overline{A} + A\overline{B} + \overline{B}\overline{A} + \overline{B}B) + \overline{A}B \\ &= A[AB + \overline{A}\overline{B}] + \overline{A}B \\ &= \underline{AAB + A\overline{A}\overline{B}} + \overline{A}B \\ &= AB + \overline{A}B \\ &= B(A + \overline{A}) \\ &= B \quad (\text{Proved}) \end{aligned}$$

8) Simplify the logic expression
 & draw the logic diagram for the
 simplified expression.

$$(\overline{x} + xy\overline{z}) + (\overline{x} + xy\overline{z})(x + \overline{y}z)$$

$$\begin{aligned}
 & (\bar{x} + xy\bar{z}) + (\bar{x} + x\bar{y}z) (x + \bar{x}\bar{y}z) \\
 &= (\bar{x} + xy\bar{z}) [1 + (x + \bar{x}\bar{y}z)]
 \end{aligned}$$

$$\begin{aligned}
 &= \frac{\bar{x}}{A} + \frac{xy\bar{z}}{B \cdot C} \\
 &= (\bar{x} + x) (\bar{x} + y\bar{z}) \\
 &= \cancel{\bar{x} + x} \\
 &= \bar{x} + y\bar{z} \quad (\text{Ans})
 \end{aligned}$$

9) ✓

Given $F = A(B + \bar{C}) + D$

Express it as

(a) Minimal SOP (or) minimal POS

Ans:

$$\begin{aligned}
 & A(B + \bar{C}) + D \\
 &= AB + A\bar{C} + D
 \end{aligned}$$

The above expression is itself minimal SOP, since further reduction is not possible.

∴ (i) Minimal SOP = $AB + A\bar{C} + D$

(ii)

$$F = A(B + \bar{C}) + D$$

$$\begin{aligned}
 \bar{F} &= \overline{A(B + \bar{C}) + D} \\
 &= \overline{AB + A\bar{C}} \cdot \bar{D}
 \end{aligned}$$

$$\Rightarrow \bar{F} = \overline{A+B} \cdot \overline{A+C} \cdot \bar{D}$$

$$= (\bar{A} + \bar{B}) \cdot (\bar{A} + \bar{C}) \cdot \bar{D}$$

$$= (\bar{A} + \bar{B}) (\bar{A} + \bar{C}) \cdot \bar{D}$$

$$= (\bar{A} \cdot \bar{A} + \bar{A} \bar{C} + \bar{A} \bar{B} + \bar{B} \bar{C}) \bar{D}$$

$$= (\bar{A} + \bar{A} \bar{C} + \bar{A} \bar{B} + \bar{B} \bar{C}) \bar{D}$$

$$= [\bar{A} (1 + \bar{C} + \bar{B}) + \bar{B} \bar{C}] \bar{D}$$

$$= [\bar{A} + \bar{B} \bar{C}] \bar{D}$$

$$= \bar{A} \bar{D} + \bar{B} \bar{C} \bar{D}$$

$$\bar{F} = \overline{\bar{A} \bar{D} + \bar{B} \bar{C} \bar{D}}$$

$$F = \overline{\bar{A} \bar{D}} \cdot \overline{\bar{B} \bar{C} \bar{D}} \quad \left| \begin{array}{l} \overline{A + D} \\ = \bar{A} \cdot \bar{D} \end{array} \right.$$

$$= (\bar{A} + \bar{D}) (\bar{B} + \bar{C} + \bar{D})$$

$$F = (A + D) (B + \bar{C} + D)$$

= Minimal POS form.

Q) Minimize the following expression

$$F = \Sigma (4, 5, 6, 7)$$

Ans:

①

71

$$F = \sum (4, 5, 6, 7)$$

~~$$= 100 + 101 + 110 + 111$$~~

$$= 100 + 101 + 110 + 111$$

$$= A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + ABC$$

$$= A\bar{B}(C + \bar{C}) + AB(C + \bar{C})$$

$$= A\bar{B} + AB$$

$$= A(B + \bar{B})$$

$$F = A$$

11) Convert following expression into pos form.

$$P = \sum (0, 1, 2, 6)$$

Ans: $P = \prod (3, 4, 5, 7)$

$$F = m_0 + m_1 + m_2 + m_6$$

~~$$\bar{F} = \bar{m}_0 + \bar{m}_1 + \bar{m}_2 + \bar{m}_6$$~~

$$F = m_3 + m_4 + m_5 + m_7$$

$$= \bar{m}_3 \cdot \bar{m}_4 \cdot \bar{m}_5 \cdot \bar{m}_7$$

$$F = M_3 \cdot M_4 \cdot M_5 \cdot M_7$$

$$F = 011 \cdot 100 \cdot 101 \cdot 111$$

$$F = (A + \bar{B} + \bar{C}) (\bar{A} + B + C) (\bar{A} + B + \bar{C}) (\bar{A} + \bar{B} + \bar{C})$$

Q2) Simplify the following boolean expression

$$F = \Sigma(0, 2, 4, 6)$$

~~$$f = 000 + 001 + 010 + 011 + 100 + 101 + 110 + 111$$~~

$$F = 000 + 010 + 100 + 110$$

$$= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + AB\bar{C}$$

$$= \bar{A}\bar{C}(\bar{B} + B) + A\bar{C}(\bar{B} + B)$$

$$= \bar{A}\bar{C} + A\bar{C}$$

$$= \bar{C}(A + \bar{A})$$

$$= \bar{C} \quad (\text{Ans})$$

Q3) Realize the following expression using

- (a) Basic logic gates.
- (b) Universal logic gates.

~~$$F = ABC + \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C}$$~~



$$F = \bar{A} + BC$$

(a) using Basic logic gates:-

$F = \bar{A} + BC$




Replacing each gate by corresponding NAND gate



\therefore 2 NOT gates cancel each other $\bar{\bar{A}} = A$

Replacing each gate by NOR gate




$$X = \bar{A} + BC$$

Note:-


- Bubbled AND = NOR
- Bubbled OR = NAND

Bubbled AND :-



$$Y = \bar{A} \cdot \bar{B} = \overline{A+B} = \text{NOR}$$

Bubbled OR



$$Y = \overline{A+B} = \overline{A \cdot B} = \text{NAND}$$


14)

Implement

$$F = (A+B) \cdot (C+D) \cdot (\bar{D}+E)$$


Step (1)

Using NOR gates only!




Step

(2) Adding 2 NOT gates does not change $\bar{\bar{A}} = A$



(3)

Bubbled AND = NOR



Another Method of Using NAND and NOR

Q) Implement $A + B\bar{C}$ Using Minimum NAND gates & Minimum NOR gates.


Ans +

Minimum NAND gates
 (Express in product term bar)

$$F = A + B\bar{C}$$

$$F = \bar{\bar{A + B\bar{C}}}$$

$$\Rightarrow F = \overline{\bar{A} \cdot \overline{B\bar{C}}}$$




Minimum NOR gates
 (Express in sum term bar)

$$F = A + B\bar{C}$$

$$F = \bar{\bar{A + B\bar{C}}}$$

$$\Rightarrow F = \overline{\overline{(A+B)} \cdot \overline{(A+\bar{C})}}$$

$$= \overline{(\overline{A+B}) + (\overline{A+\bar{C}})}$$



$$F = \overline{(\overline{A+B}) + (\overline{A+\bar{C}})}$$

Minimization of Boolean function

1) Using Karnaugh Map or (K-Map)

The Karnaugh map is used for simplifying Boolean expressions to their minimum form. A minimized SOP expression contains the fewest possible terms with fewest possible variables per term.

Mapping a Standard SOP expression

Step 1:- Determine the binary value of each product term in the Standard SOP expression.

Step 2:- As each product term is evaluated, place 1 on the K-map in the cell having the same value as the product term.

Ex:-1 Map the following SOP expression on a K-map.

$$\bar{A}\bar{B}C + \bar{A}B\bar{C} + AB\bar{C} + ABC$$

Ans:- $\bar{A}\bar{B}C + \bar{A}B\bar{C} + AB\bar{C} + ABC$

Binary values \rightarrow 001 010 110 111

		C	0	1	
↓ AB	00			1	→ 001 i.e. $\bar{A}\bar{B}C$
	01	1			← 010 i.e. $\bar{A}B\bar{C}$
	11	1		1	→ 111 i.e. ABC
	10				← 110 i.e. $AB\bar{C}$

Ans:- 3 Variable K-Map

Ex-2

(16)

Map

$$\bar{A} + A\bar{B} + ABC$$

on a K-Map.

A:-

First Convert the expression into Standard SOP form.

$$\bar{A} + A\bar{B} + ABC$$

$$= \bar{A}(B+\bar{B})(C+\bar{C}) + A\bar{B}(C+\bar{C}) + ABC$$

$$= \bar{A}B\bar{C} + \bar{A}B\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + ABC$$

2nd method

L(1)

Given SOP expression $\bar{A} + A\bar{B} + ABC$

To convert into Standard SOP form.

for $\bar{A} \rightarrow$ the missing terms are B & C.

So first write the binary value of the variable \bar{A} ; then attach all possible values for missing variables B & C, as follows

\bar{A}	B	C	
0	0	0	$\rightarrow \bar{A}\bar{B}\bar{C}$
0	0	1	$\rightarrow \bar{A}\bar{B}C$
0	1	0	$\rightarrow \bar{A}B\bar{C}$
0	1	1	$\rightarrow \bar{A}BC$

+ (2)

①

& ②

Add equal -

Similarly

$A\bar{B}$	c
10	0
10	1

→ $A\bar{B}\bar{c}$
 → $A\bar{B}c$

③

Combining

② & ③,

we have

$$\bar{A} + A\bar{B} + AB\bar{c} = \underbrace{\bar{A}\bar{B}\bar{c} + \bar{A}\bar{B}c + \bar{A}B\bar{c} + \bar{A}Bc}_{\text{Group 1}} + \underbrace{A\bar{B}\bar{c} + A\bar{B}c + AB\bar{c}}_{\text{Group 2}}$$

Mapping

i.e

\bar{A}	+	$A\bar{B}$	+	$AB\bar{c}$
000		100		110 110
001		101		
010				
011				

		c	0	1
AB	00		1	1
	01		1	1
	11		1	
	10		1	1

Ex: 3)

Mapping the following SOP expression to K-Map.

$$\bar{B}\bar{c} + A\bar{B} + AB\bar{c} + A\bar{B}c\bar{D} + \bar{A}\bar{B}cD + AB\bar{c}D$$

		CD			
		00	01	11	10
AB	00	1	1		
	01				
	11	1	1		
	10	1	1	1	1

$$\bar{B}\bar{C} + A\bar{D} + AB\bar{C} + A\bar{B}C\bar{D} + \bar{A}\bar{B}\bar{C}D + A\bar{B}CD$$

00	00	0	10	00	110	0	1010	0001	1011
01	00	1	10	01	10	1			
10	00	0	10	10					
11	00	1	10	11					

K-Map Simplification of SOP expression

After an SOP expression has been mapped, there are 3 steps on the process of obtaining a minimum SOP expression: (A) Grouping the 1s, (B) determining the product term for each group, and (C) summing the resulting product term.

(A) Grouping of 1's

You can group 1s on K-Map according to the following rules by enclosing them adjacent cells containing 1s. The goal is to maximize the size of the groups and minimize the number of groups.



1. A group must contain either 1, 2, 4, 8, or 16 cells, which are all power of two. In the case of a 3-variable map, $2^3 = 8$ is the maximum group.



2. Each cell in a group must be adjacent to one or more cells in that same group, but all cells in the group don't have to be adjacent to each other.

3. Always include the largest possible number of 1s in a group in accordance with rule 1.

4. Each 1 on the map must be included in at least one group. The 1s already in a group can be included in another group as long as the overlapping groups include non common 1s.

EX 4:





(B) Determining the minimum SOP expression from the map

1. Group the cells that have 1s. Each group of cells containing 1s creates one product term composed of all variables that occurs in only one form (either uncomplemented or complemented) within the group. Variables that occur both uncomplemented and complemented within the group are eliminated. These are called contradictory variables.

2. Determine the min. product term for each group.

(a) For a 3-variable map:

- | | | | | | | |
|-----|-------|----------|-------|--------|----------------|--------------|
| (1) | A | 1 - cell | group | yields | 3-variable | product term |
| (2) | A | 2 - " | " | " | 2 - " | " |
| (3) | A | 4 - " | " | " | 1 - " | " |
| (4) | A - 8 | " | " | " | a value of '1' | |
- for the expression.


(b) For a 4-variable map (1)

- (1) A 1 - Cell group fields a 4-variable product term.
- (2) A 2 - Cell group fields a 3-variable product term.
- (3) A 4 - Cell " " " " " "
- (4) A 8 - Cell " " " " " "
- (5) A 16 " " " " " "
- the expression, a value of '1' for

(C) Summing the resulting product term

When all the minimum product terms are derived from the K-map, they are summed to form the min SOP expression.

EX: 8 : Determine the product term of as shown below.



Ans: - $\sum m(2, 3, 4, 5, 6, 7, 9, 12, 13, 14, 15)$

① For this group D is changing 1 \rightarrow 0

B is changing 0 \rightarrow 1

$A = \text{const} = 0 = \bar{A}$

$C = \text{const} = 1 = C$

\therefore product term $= \bar{A}C$

For group 2

A is changing 0 → 1
 C is " "
 D is " "

only constant is $B = 1 = B$

Product term is B

Since 8 cells for a 4 variable map we got 1-variable term

For group 3

$\bar{C}D$ is const., B is changing 1 → 0

A is constant

Product term $A\bar{C}D$

The resulting minimum SOP expression is the sum of these product terms:

$$B + \bar{A}C + A\bar{C}D$$


Q2X :- 9 Determine the min SOP expression.

		c	0	1
Ab	0	1		
	0		1	
	1	1	1	
	0			

Ans :- $\bar{A}\bar{B}C + BC + AB$

or $AB + BC + \bar{A}\bar{B}C$

Ex - 10



① & ② Cont'd

Combined

been $\bar{A}\bar{B}$ & $A\bar{B}$

\bar{B} is const -
A is changing


① & ② → \bar{B}

③ → $A\bar{C}$

∴ $SOP = \bar{B} + AC + \bar{A}\bar{C}$

④ → $\bar{A}\bar{C}$

Ex - 11



group

① → $\bar{A}\bar{C}$

$SOP = \bar{A}\bar{C} + \bar{A}B + \bar{A}\bar{B}D$

② → $\bar{A}B$

③ → $\bar{A}\bar{B}D$


Ex - 12

group

① & ② → \bar{D} (∵ $\bar{C}\bar{D}$ & $C\bar{D}$)

③ → $B\bar{C}$

④ → $A\bar{B}C$




SOP $\rightarrow \bar{D} + BC + A\bar{B}C$

Ex: - 14) Use K-Map to minimize the standard SOP.

Ans: $A\bar{B}C + \bar{A}BC + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C}$

Ans: The binary values of the expression are

$101 + 011 + 001 + 000 + 100$



① & ② $\rightarrow \bar{A}\bar{B} + A\bar{B} \rightarrow \bar{B}$

③ $\rightarrow \bar{A}C$

\therefore SOP = $\bar{B} + \bar{A}C$

Ex 15)

Minimize

$\bar{B}\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D} + AB\bar{C}\bar{D} + \bar{A}\bar{B}C\bar{D} + A\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D}$
 $+ \bar{A}B\bar{C}D + AB\bar{C}D + \bar{A}\bar{B}CD$


Ans:- Converting $\overline{B}\overline{C}\overline{D}$ to Standard SOP

$$\begin{array}{l|l} 0 & 000 \rightarrow \overline{A}\overline{B}\overline{C}\overline{D} \\ 1 & 000 \rightarrow A\overline{B}\overline{C}\overline{D} \end{array}$$

So Binary numbers corresponding to SOP are

0000, 1000, 0100, 1100, 0011, 1011, 0010, 0110, 1110, 1010

$\overline{B}\overline{C}\overline{D}$




$$\begin{aligned} (1) \times (2) &\rightarrow \overline{C}\overline{D} \times C\overline{D} \rightarrow \overline{D} \\ (3) \times (4) &\rightarrow \overline{A}\overline{B}C \times A\overline{B}C \rightarrow \overline{B}C \end{aligned}$$

$\therefore \text{SOP} = \overline{D} + \overline{B}C$

Mapping Directly from truth table.

The ones in the O/P column of a truth table can be mapped directly onto K-Map into the cells corresponding to the values of the associated I/P variables combinations.

Ex:



Don't Care Conditions:-

Sometimes a situation arises in which some variable combinations are not allowed. For example, in BCD there are 6 invalid combinations: 1010, 1011, 1100, 1101, 1110, 1111. Since these unallowed states will never occur in an application involving BCD code, they can be treated as "don't care" terms w.r. to their effect on the o/p. That is, for these 'don't care' terms either a 1 (SOP) or a 0 (POS) may be assigned to the o/p; it really does not matter since they will never occur.

The 'don't care' terms can be used to advantage on the K-map. Figure 1(b) shows that for each 'don't care' term, an X is placed in the cell. When grouping the 1s, the Xs can be treated as 1s to make a

larger grouping or as '0's if they can't be used to advantage. The larger a group, the simpler the resulting term will be.

A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X




Fig 1 (b)

- ① → A
- ② → BCD

Note:- If taking don't care helps in minimizing take it otherwise don't take them as they add an extra term.

Fig 2 (a)

∴ SOP → $A + BCD$

If don't care is not taken → $A\bar{B}\bar{C} + \bar{A}BCD$
 i.e. the advantage of using don't care terms to get simplest expression.

K-Map POS Minimization

For a POS expression in standard form, a '0' is placed on the K-map for each sum term in the expression. e.g. the sum term $(A + \bar{b} + c)$ a '0' goes on the 010 cell on a three variable map.

Steps

1. Determine the binary value of each sum term in the standard POS expression.
2. As each sum term is evaluated, place a '0' on the K-map in corresponding cell.

Ex-1) Map $(A+B+C)$ $(A+\bar{B}+C)$ $(\bar{A}+\bar{B}+C)$ $(\bar{A}+B+\bar{C})$

		<u>Binary Values</u>	
	c	0	1
AB	00	0	
	01	0	
	11	0	
	10		0

- $A+B+C \rightarrow 000$
- $A+\bar{B}+C \rightarrow 010$
- $\bar{A}+\bar{B}+C \rightarrow 110$
- $\bar{A}+B+\bar{C} \rightarrow 101$

Ex 2) Use K-map to minimize the following standard POS

$(A+B+C)$ $(A+B+\bar{C})$ $(A+\bar{B}+C)$ $(A+\bar{B}+\bar{C})$ $(\bar{A}+\bar{B}+C)$

Ans :- The combinations of binary values of the expression are

$(0+0+0)$ $(0+0+1)$ $(0+1+0)$ $(0+1+1)$ $(1+1+0)$

		c	
		0	1
AB	00	0	0
	01	0	0
	11	0	
	10		

① $\rightarrow (\bar{B}+C)$

② $\rightarrow A$

POS $\rightarrow A(\bar{B}+C)$



8) Minimize Pos

$$(B+C+D) (A+B+\bar{C}+D) (\bar{A}+B+C+\bar{D}) (A+\bar{B}+C+D) (\bar{A}+\bar{B}+C+D)$$



$$0010 \quad 1001 \quad 0100 \quad 1100$$

Ans:-

First convert $(B+C+D)$ to standard POS form.



A B C D



$\rightarrow A B C D$
 $\rightarrow \bar{A} B C D$

Mapping

6 terms in the K map, we have the 0's in the cells, we have.

grouping

- ① $\rightarrow (C+D)$
- ② $\rightarrow (\bar{A}+B+C)$
- ③ $\rightarrow (A+B+D)$

\therefore POS minimized $\rightarrow (C+D) (A+B+D) (\bar{A}+B+C)$

Converting POS \rightarrow SOP, SOP \rightarrow POS using K-map.


For a POS expression, all the cells that don't contain 0s contain 1s, from which the SOP expression is derived.

Likewise, for an SOP expression, all the ⁽⁶⁰⁾ cells that don't contain 1s contain 0s, from which the POS expression is derived.

Ex: - 7) Using K-Map Convert the following POS expression into (i) minimum POS expression, (ii) Standard SOP expression (iii) minimum SOP expression.

$(\bar{A} + \bar{B} + C + D)$ $(A + \bar{B} + C + D)$ $(A + B + C + \bar{D})$
 $(A + B + \bar{C} + \bar{D})$ $(\bar{A} + B + C + \bar{D})$ $(A + B + \bar{C} + D)$

Ans: First Map the POS into the K-Map.



Map			
11	00		
01	00		
00	01		
00	11		
10	01		
00	10		

- ① → $(\bar{B} + C + D)$
- ② → $(\bar{B} + \bar{C} + \bar{D})$
- ③ → $(A + B + \bar{C})$

Minimized POS → $(A + B + \bar{C}) (\bar{B} + C + D) (\bar{B} + \bar{C} + \bar{D})$

(ii) To get the standard SOP, (6)

Place the 1s in the cells that don't contain 0s.

	00	01	11	10
00	1			
01		1	1	1
11		1	1	1
10	1		1	1

Standard SOP

$$\bar{A}\bar{B}C\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D$$

$$+ AB\bar{C}D + AB\bar{C}\bar{D} + ABC\bar{D}$$

$$+ AB\bar{C}D + AB\bar{C}\bar{D} + ABC\bar{D}$$

(iii) Minimum SOP

	00	01	11	10
00	1			
01		1	1	1
11		1	1	1
10	1		1	1

- ① → AC
- ② → BC
- ③ → BD
- ④ → $\bar{B}C\bar{D}$

SOP → $AC + BC + BD + \bar{B}C\bar{D}$

(Ans)

Note:


- 1) Pair → A group of two logical 1's in K-map.
It eliminates one variable in the OR expression.
- Quad → A group of 4 logical 1's in K-map.
It eliminates 2 variables in OR expression.
- Octet → A group of 8, eliminates 3 variables.

Implicant

A group of 1's
 An implicant is a product term obtained by combining 1 or 2 or 4 or 8 adjacent squares in the map.

Ex:-

① & ②, ③ are called implicants.




Prime implicant:-

A prime implicant is a product term obtained by combining the maximum possible number of adjacent squares in the map.

① → BD

② → $\bar{B}\bar{D}$

are called the prime implicants.



→ Ex:- 5


① → combining the corners

$\bar{B}\bar{D}$

② → DD

③ → AD

④ → CD



$$F = BD + \bar{B}\bar{D} + CD + AD$$

(63)

Taking different groups, we have


$$\begin{aligned} F &= BD + \bar{B}\bar{D} + CD + AB \\ &= BD + \bar{B}\bar{D} + \bar{B}C + AD \\ &= BD + \bar{B}\bar{D} + \bar{B}C + AB \end{aligned}$$

Essential Prime Implicants

The prime implicant which contains at least one '1' which can't be covered by any other prime implicants is called an essential prime implicant (EPI).

The prime implicant whose each 1 is covered by at least one EPI is called redundant prime implicant (RPI).


A prime implicant which is neither an EPI or RPI is called a selective prime implicant (SPI).




In figure 2 :- EPI $\rightarrow \bar{A}\bar{C}\bar{D}, \bar{A}\bar{B}C$
 SPI $\rightarrow \bar{A}BC, B\bar{C}D, AB\bar{D}, A\bar{C}D$

Redundant group. (More detail)

Options
 SOP = $\bar{A}\bar{C}\bar{D} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + AB\bar{D}$
 or $\bar{A}\bar{C}\bar{D} + \bar{A}\bar{B}C + B\bar{C}D + AB\bar{D}$
 or $\bar{A}\bar{C}\bar{D} + \bar{A}\bar{B}C + B\bar{C}D + A\bar{C}D$
 (EPI) (SPI)



Case - I



Case - II

In Case I, suppose group 1 is taken, then group 2, 3, 4, 5 are taken. We have 5 terms in the

So ~~after~~ we have SOP expression.

But in Case II, group 6, 7, 8, 9 cover all the 1's. So no need of quad.


\rightarrow So group 1, is a redundant group any it is unnecessary.

Note :- 1) In Selective Prime Implicant Case we have options either of the case

We can take. But (or) redundant group case we don't have any option. We have to eliminate the redundant group.

Five Variable Map

Two 4-variable maps (16 cells each) are used to construct a 5-variable map.




Because $A=0$
 $A=0, B=1, C=1, D=0, E=1 \rightarrow 13$

Because $A=1$
 $A=1, B=1, C=0, D=0, E=0 \rightarrow 24$


The best way to visualize cell adjacencies between the two 16-cell maps is to imagine that the $A=0$ map is placed on the top

of the $A=1$ map. Each cell on the $A=0$ map is adjacent to the cell directly below it in the $A=1$ map.

ex: -1)



A=0



A=1

- ① → $\overline{DE} DE$
- ② → $\overline{B} CE$
- ③ → $B \overline{C} \overline{D} E$
- ④ → $\overline{A} B \overline{D}$


The final SOP expression

$$SOP = \overline{DE} DE + \overline{B} CE + \overline{A} B \overline{D} + B \overline{C} \overline{D} E$$


* Don't care example in extra note

2) Use K-map to minimize

$$\begin{aligned}
 X = & \overline{A} \overline{B} \overline{C} \overline{D} \overline{E} + \overline{A} \overline{B} C \overline{D} \overline{E} + \overline{A} B C \overline{D} \overline{E} + \overline{A} B \overline{C} \overline{D} \overline{E} \\
 & 00000 + 00100 + 01100 + 01000 \\
 & + \overline{A} B \overline{C} \overline{D} E + \overline{A} B C \overline{D} E + \overline{A} B C D \overline{E} + \overline{A} B \overline{C} D \overline{E} \\
 & 00001 + 01101 + 01111 + 10000 \\
 & + \overline{A} B \overline{C} D E + \overline{A} B C D E + \overline{A} B C D \overline{E} + \overline{A} B \overline{C} D E \\
 & 10001 + 11101 + 11111 + 10111
 \end{aligned}$$



A=0



A=1

① →

$\bar{B} \bar{C} \bar{D}$

② →

~~A~~ B C E

③ →

A C D E

④ →

$\bar{A} \bar{D} \bar{E}$

∴ SOP = $\bar{A} \bar{D} \bar{E} + \bar{B} \bar{C} \bar{D} + B C E + A C D E$

Simplify



$F(A, B, C, D, E) = \sum(0, 2, 4, 6, 9, 13, 21, 23, 25, 29, 31)$

00000, 00010, 00100, 00110
01001, ~~11001~~
01101

10101, 10111, 11001,
11101, 11111

$A = 0$ →

↑
 $A = 1$



A=0

A=1

① →

$B \bar{D} E$

③ →

$\bar{A} \bar{B} \bar{E}$


② →

A C E

SOP → $F = \bar{A} \bar{B} \bar{E} + B \bar{D} E + A C E$

(Ans)

Digital Ckts. & Design



→ A Combinational Ckt consists of logic gates whose o/p at any time are determined from present combination of i/p's.

→ A Combinational Ckt's performs an operation that can be specified logically by a set of Boolean functions.

→ Sequential Ckts employ storage elements in addition to logic gates. Their o/p's are a function of previous i/p's. As a consequence, the o/p's of a sequential Ckt's depend not only on present values of i/p's, but also past i/p's and the Ckt. behavior must be specified by a time sequence of i/p's and internal states.

→ Comparison of Combinational & Sequential logic ckt's.

Combinational Logic cut

- 1) Its o/p depend on the present values of the i/p only.
- 2) It does not have memory element.
- 3) It does not have feedback path from o/p to i/p.
- 4) It does not have a clock signal.
- 5) A combinational cut consists of logic gates.
- 6) Its action does not depend on clock transition.
- 7) Its cut is simpler than the ~~combinational~~ sequential logic cuts.
- 8) Ex → Adder, Subtractor, MUX, Demux, Decoder, Encoder etc.


Sequential Logic cut

- 1) Its o/p not only depend on the present values of i/p's, but also depends on past i/p's.
- 2) It has memory element.
- 3) It has feedback path from o/p to i/p.
- 4) It has a clock signal.
- 5) A sequential logic gate consists of combinational logic cuts and memory elements.
- 6) Its action depend on clock transition.
- 7) Its cut is more complex than that of combinational logic cuts.
- 8) Ex: Flip-Flops, Counters, Shift-registers.

Combinational Logic Ckt: -

A Combinational Ckt. Consists of I/P variables, logic gates and o/p variables.

The logic gates accept signal from the I/Ps and generate signal to the outputs.



The n I/P binary variables come from an external source. The m O/P variables go to external destination.

Design procedure -

- 1) From the specification of the ckt, determine the required number of I/Ps and O/Ps.
- 2) Assign I/P & O/P variables.
- 3) Derive truth table that defines the relationship between I/Ps and O/Ps.
- 4) Obtain the simplified expression for O/P as function of I/P variables.
- 5) Draw the logic diagram & verify the correctness of the design.

Ex = 1) Design a 2 input digital circuit whose o/p is 1 if all inputs are same. The o/p is 0 otherwise. Design the digital circuits.

(a) Using Basic gates b) Using NAND gates.

Ans :

Step 1 : 2 input 2 1 o/p.

Step 2 : Inputs = A & B
o/p = Y


Step-3

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1


Step-4

$$Y = \bar{A}\bar{B} + AB \quad (\text{X-NOR})$$

Step-5 :-




(a) using Basic gates.



Basic Adders: -

→ The most basic arithmetic operation is addition of 2 binary digits.



→ The first three operation produces a sum of one digit and 4th one produces a carry.

→ A combinational ckt. that performs the addition of 2 bit is called half adder.

→ One that performs addition of 3 bit is called full adder.

Half Adder: -

→ Half-adder is a combinational logic ckt, which perform 2 bits addition.

→ The result produces a sum as well as carry.

→ The simplified expression can be directly obtained from the truth table.

A	B	S	BC
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

< Truth table for half adder >

→ ~~Sum~~
 S (Sum) is 1 when $A=0, B=1$
 or $A=1, B=0$

$\therefore S = \bar{A}B + A\bar{B} \equiv A \oplus B$

C (Carry) is 1, when $A=1, B=1$

$\therefore C = AB$

Block Diagram:-



fig (a)





fig (b) using Basic logic gates.

Short



(c) using EX-OR and AND gate




Fig (4) :- Using NAND gates only.

Full Adder :- *(Sum - Remains from of half adder)*

Full adder is a combinational logic circuit which performs 3 bit binary addition, which produces a sum as well as carry.

A	B	C	S (sum)	C (carry)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = \bar{A} \bar{B} C + \bar{A} B \bar{C} + A \bar{B} \bar{C} + ABC$$

$$= \bar{A} (\bar{B} C + B \bar{C}) + A (\bar{B} \bar{C} + BC)$$

$$= \bar{A} (B \oplus C) + A (B \odot C)$$

$$= \bar{A} Y + A \bar{Y}$$

$$= A \oplus Y$$

$$\left. \begin{aligned} B \oplus C &= Y \\ B \odot C &= \bar{Y} \end{aligned} \right\}$$

$$S = A \oplus B \oplus C$$

$$C = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

$$= C(\bar{A}B + A\bar{B}) + AB(C + \bar{C})$$

$$C = (A \oplus B) \cdot C + AB$$

10

$$C = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

$$= \bar{A}BC + A\bar{B}C + AB(C + \bar{C})$$

$$= \bar{A}BC + A\bar{B}C + AB$$



$$= AB + \bar{A}BC + A\bar{B}C$$

$$= B(A + \bar{A}C) + A\bar{B}C$$

$$= B((A + \bar{A})(A + C)) + A\bar{B}C$$

$$= B(A + C) + A\bar{B}C$$

$$= AB + BC + A\bar{B}C$$

$$= AB + C(B + A\bar{B})$$

$$= AB + C((B + A)(B + \bar{B}))$$


$$= AB + C(A + B)$$

$$= AB + BC + AC$$


$$\therefore \begin{aligned} &A + BC \\ &= (A + B)(A + C) \end{aligned}$$

$$\therefore \begin{aligned} &A + BC \\ &= (A + B)(A + C) \end{aligned}$$

$$C = AB + BC + AC$$




(a) Block diagram.



(b) Implementation ↑

of full adder in sum of product (SOP)



Full adder ↑
(c) - Using Basic logic gates.



The full adder can also be implemented with 2 Half adders and one OR gate.

$$S = A \oplus B \oplus C$$

$$C = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

$$= C(\bar{A}B + A\bar{B}) + AB(C + \bar{C})$$

$$= C(A \oplus B) + AB$$



Implementation of full adder with 2 Half adder and OR gate

Basic Subtractor :-

→ The simple subtraction consists of 4 possible elementary operations :-

$$0-0=0, \quad 0-1=11, \quad \text{Borrow 1}$$

$$1-0=1, \quad 1-1=0$$

→ The Combinational ckt that performs ~~a difference of one digit and~~ the subtraction of 2 bit is called half subtractor.

→ one that performs the subtraction of 3 bits is called full subtractor.

→ 2 half subtractor can be used to complement a full subtractor.

Half Subtractor :-

Half subtractor is a combinational ckt, which performs 2 bits subtraction, produces a difference as well as borrow.

Truth Table:-


A	B	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	1

$$\begin{array}{r} 100 \\ -011 \\ \hline \end{array}$$


$$\therefore D = \bar{A}B + A\bar{B} = A \oplus B$$

$$B = \bar{A}B$$



(Borrow)




(a) Block diagram.



(b) using basic logic gates



Hints: - using
Bubble or



Proof:- $D = \overline{(A+B)} \cdot \overline{(A+B)}$

$$= \overline{(A+B)} + \overline{(A+B)}$$

$$= \overline{A} \cdot \overline{B} + \overline{A} \cdot \overline{B}$$

$$= \overline{A} \cdot \overline{B} + \overline{A} \cdot \overline{B}$$

$$= A \oplus B \quad (\text{Proved})$$

Full Subtractor :-

Full Subtractor is a combinational logic circuit which performs 3 bit binary subtraction, which produces a difference as well as a borrow.

Truth Table :-

A	B	C	D	B
0	0	0	0	0
0	0	1	1	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	0
1	0	1	0	0
1	1	0	1	1
1	1	1	1	1

From the truth table :-

$$D = \overline{A} \overline{B} C + \overline{A} B \overline{C} + A \overline{B} \overline{C} + ABC$$

$$= \overline{A} (\overline{B} C + B \overline{C}) + A (\overline{B} \overline{C} + BC)$$

$$= \overline{A} (B \oplus C) + A (B \odot C)$$



$$= \overline{A} \cdot Y + A \cdot \overline{Y}$$

$$= A \oplus Y = A \oplus B \oplus C$$

$B \oplus C = Y$
 $B \odot C = \overline{Y}$


$$\begin{aligned}
 B \text{ (Borrow)} &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC \\
 &= C(\bar{A}\bar{B} + \bar{A}B + \bar{A}C + AC) \\
 &= C(A \oplus B) + \bar{A}B
 \end{aligned}$$

The Block diagram for a full subtractor is shown




(Full Subtractor using Basic logic gates)

Full Subtractor can also be realized with 2 half subtractor and one OR gate.



2mp
Multiplexers :-



→ Multiplexer (MUX) is a combinational logic circuit that receives information from many I/Ps and directs this information to the O/P.

→ The I/P information that is selected is controlled by a selector lines.


→ A MUX with 2^n I/Ps requires n selector lines.


→ MUX is also sometimes known as many-to-one or it is known as data selector.

2:1 MUX

→ It has 2 I/Ps and one O/P, so no. of selector line is one.

→ Inputs are I_0 & I_1 , O/P 'y' & selector line 's'.





S	Y
0	I ₀
1	I ₁


(a) Block diagram

(b) Truth table

Verify

$$S=0, Y = 0 \cdot I_0 + 0 \cdot I_1 = 0 \cdot I_0 + 0 = I_0$$

$$S=1, Y = 1 \cdot I_0 + 1 \cdot I_1 = 0 \cdot I_0 + I_1 = I_1$$



(c) Logic circuit


4:1 MUX

→ It has 4 I/Ps and one O/P. So number of selector line is 2. ($\because 4 = 2^2$)

→ Inputs are I₀, I₁, I₂, I₃ and selector lines S₁, S₀.

S ₁	S ₀	Y
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃


(a) Truth table



(b) Block diagram

92

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$




Ex-1 :- Implement Inverter $Y = \bar{A}$ using MUX

Ans :- $Y = \bar{S} I_0 + S I_1$

If $S = A, I_1 = 0, I_0 = 1$

$$Y = \bar{A} \cdot 1 + A \cdot 0$$

$$Y = \bar{A}$$



(A) 2


Ex-2

Implement 2 input AND gate using mux

Ans: (AND) $Y = AB$

Equation of MUX,

$$Y = \bar{S} I_0 + S I_1$$



So make $\bar{S} I_0 = 0$

\bar{S} can not be 0

because if $\bar{S} = 0 \Rightarrow S = 1$

$$S I_1 = 1 \cdot I_1 = I_1$$

But we want $S I_1 = AB$

\therefore since $\bar{S} \neq 0, I_0 = 0$ (because we want $\bar{S} I_0 = 0$)


Let's take

$$\left. \begin{aligned} I_0 = 0 \\ I_1 = 1 \end{aligned} \right\} \begin{aligned} S = A \\ I_1 = B \\ \bar{S} = \bar{A} \\ I_0 = 0 \end{aligned}$$

$$Y = \bar{S} I_0 + S I_1$$

$$= \bar{A} \cdot 0 + A \cdot B$$

$$Y = AB$$



2

so x

$I_1 = A \cdot B$

$I_2 = A \cdot \bar{B}$

$\bar{I}_2 = \bar{A} \cdot B$


$I_0 = 0$

$Y = \bar{I}_0 \cdot I_1 + I_2 \cdot \bar{I}_3$

$= \bar{B} \cdot 0 + A \cdot B$


$= AB$

$= AB$



Ex 3

Using 4-to-1 mux



$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$

~~$Y = \bar{A} \cdot \bar{B} \cdot 0 + \bar{A} \cdot B \cdot 0 + A \cdot \bar{B} \cdot 0 + A \cdot B \cdot 1$~~

$Y = \bar{A} \cdot \bar{B} \cdot 0 + \bar{A} \cdot B \cdot 0 + A \cdot \bar{B} \cdot 0 + AB \cdot 1$

$= AB$ (AND gate)

Implement 2:1 P X-OR gate using MUX.

Ans :


$$Y = \bar{A}B + A\bar{B}$$

But the eqn

$$Y = \bar{S}I_0 + SI_1$$

Let $S = A, I_0 = B, I_1 = \bar{B}$


$$Y = \bar{A} \cdot B + A \cdot \bar{B}$$



Using 4:1 MUX


$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

$0 \cdot \bar{A} \cdot \bar{B} + 0 \cdot \bar{A} \cdot B + 0 \cdot A \cdot \bar{B} + 1 \cdot A \cdot B = Y$



$$Y = 0 + \bar{A}B \cdot 1 + A\bar{B} \cdot 1 + 0$$

$$= \bar{A}B + AB$$




XNOR = $\bar{A}B + AB$ Similar

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

- If we put,
- $I_0 = 0$
 - $I_1 = 0$
 - $I_2 = 1$
 - $I_3 = 1$
 - $S_1 = A$
 - $S_0 = B$

$$Y = \bar{A}\bar{B} \cdot 0 + 0 + AB \cdot 1 + AB \cdot 1$$



Ex:-4

①

97


Implement

$$f(A, B, C) = \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}C$$

using 8:1 MUX

Ans:

$$\begin{aligned}
 f(A, B, C) &= \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}C \\
 &= 000, 011, 101 \\
 &= 0, 3, 5 \\
 &= I_0, I_3, I_5
 \end{aligned}$$




Ex:-5

Realize


4:1 MUX

using

2:1 MUX



S_1	S_0	
0	0	} Y_1
0	1	
1	0	} Y_2
1	1	



< We have 4 I/P pins & 2 select pins. Use ~~three~~ 2:1 MUX to construct the functionality of 4:1 MUX >

S ₁	S ₀	Y
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃

BIUT 2019
Ex - 5

Hw) 1) 8:1 mux using 4:1 mux
2) 8:1 mux using 2:1 mux

Implement the following boolean function with a 4:1 MUX.


$$f(x, y, z) = \sum (1, 2, 6, 7)$$

Ans: The truth table for the boolean function is given below

A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1


We have to complement the truth table using one 4:1 MUX

A	B	C	Y	Remark
0	0	0	0	} $Y=C$
0	0	1	1	
0	1	0	1	} $Y=\bar{C}$
0	1	1	0	
1	0	0	0	} $Y=0$
1	0	1	0	
1	1	0	1	} $Y=1$
1	1	1	1	



Using 8:1 mux

O/P is 1,
 At 1, 2, 6, 7
 i.e.
 I_1, I_2, I_6, I_7





Demultiplexer

Demultiplexer (DE-MUX) is a ^{logic} combinational circuit that performs the reverse operation of MUX.

It has one i/p & many o/p's. The i/p information is transmitted to a particular o/p line depending on the data available at the selector line.

1:2 DE-MUX




S	Y ₀	Y ₁
0	D	0
1	0	D

$$Y_0 = \bar{S}D$$

$$Y_1 = SD$$

(b) Truth table



(c) Logic circuit

1:4

DE-MUX


Here 1 (input) & 4 (output), so it has

2 M select lines

Input $\rightarrow D$

Output $\rightarrow Y_0, Y_1, Y_2, Y_3$


Select line - S_1, S_0



S_1	S_0	Y_0	Y_1	Y_2	Y_3
0	0	D	0	0	0
0	1	0	D	0	0
1	0	0	0	D	0
1	1	0	0	0	D

(a) Block diagram

(b) Truth table



(c) Logic circuit.

$Y_0 = \bar{S}_1 \bar{S}_0 D$

$Y_1 = \bar{S}_1 S_0 D$

$Y_2 = S_1 \bar{S}_0 D$

$Y_3 = S_1 S_0 D$

Ex:-

Multiplexes



Demultiplexer

- 1) It is a data selector.
- 2) It has many I/P and single O/P.
- 3) Parallel to Serial Converter.
- 4) It has 2^n no of I/P, n select line and 1 O/P.

- 1) It is a data distributor.
- 2) It has single I/P and many O/P.
- 3) Serial to Parallel Converter.
- 4) It has 1 I/P, n select line and 2^n O/P.

Ex:-


Ex:-



MUX as Universal gate

1) NOT gate using 2:1 MUX

A	Y
0	1
1	0



Step 1:- We have one select line. A select line can take 2 values '0' or '1'. So let's take 'A' as select line because it has value 0 & 1.


Step 2:- when

$$A = 0, Y = I_0$$

$$A = 1, Y = I_1$$

A	Y
0	I_0
1	I_1

— (1)



Step 3:- Relation of Y with A

$$Y = \bar{A}$$

(when $A = 0, Y = 1$
when $A = 1, Y = 0$)


A	Y	\bar{A}
0	1	\bar{A}
1	0	\bar{A}

— (2)

Equating ① & ②

$$I_0 = \bar{A}$$




$$I_1 = A$$



When $A=1$

ex:-

When $A=0$



→ Answer 1

~~AND gate~~


(52)

Answer 2

Equating ① & ②

$$I_0 = 1$$

$$I_1 = 0$$



Verify


When $A=0$, I_0 is selected $\Rightarrow Y=1$.
 When $A=1$, I_1 is selected $\Rightarrow Y=0$.
 } Act as NOT gate

Verify; $Y = \bar{A} \cdot I_0 + A \cdot I_1 = \bar{A} \cdot 1 + A \cdot 0 = \bar{A}$

2)

AND gate

A	B	$Y=AB$
0	0	0
0	1	0
1	0	0
1	1	1



We have one select line. It can take 2 values '0' or '1'. Let's take 'A' as select line group the '0's' as one group a '1's' one group.


For $A=0, Y=I_0$
 $A=1, Y=I_1$

A	B	Y	I_0	I_1	Remark (Ref ⁿ Best Y and B)
0	0	0	I_0		0 0
	1	0			
1	0	0	I_1		B B
	1	1			

is always $Y=0$, independent of B.
 $Y=B$

$\therefore I_0 = 0$

$\therefore I_1 = B$



Verify

$$Y = \bar{S} I_0 + S I_1$$


$$= \bar{A} \cdot 0 + A \cdot B$$

3)

OR gate = AB

A	B	Y	Y	Y
0	0	0	I_0	B
0	1	1	I_1	1
1	0	1		
1	1	1		

A2 Select line



Verify ($Y = \bar{S} I_0 + S I_1$)

$$Y = \bar{A} \cdot B + A \cdot 1$$

$$= A + \bar{A} B$$


$$= (A + \bar{A})(A + B)$$

$$Y = A + B$$

4)

NAND gate:

A	B	Y	Y	Y
0	0	1	I_0	1
0	1	1		
1	0	1	I_1	\bar{B}
1	1	0		




Verify :

$$\begin{aligned}
 Y &= \bar{1}I_0 + 1I_1 \\
 &= \bar{A} \cdot 1 + A \cdot \bar{B} \\
 &= \bar{A} + A\bar{B} \\
 &= (\bar{A} + A)(\bar{A} + \bar{B}) \\
 &= \bar{A} + \bar{B} \\
 Y &= \overline{AB}
 \end{aligned}$$

5) MUX


A	B	Y	Y	Y
0	0	1	I ₀	\bar{B}
0	1	0	I ₁	0
1	0	0		
1	1	0		



$$\begin{aligned}
 Y &= \bar{A} \cdot \bar{B} + A \cdot 0 \\
 &= \bar{A}\bar{B} = \overline{AB}
 \end{aligned}$$

6) Ex-OR


A	B	Y	Y	Y
0	0	0	0	B
0	1	1	1	\bar{B}
1	0	1	1	\bar{B}
1	1	0	0	B



Verth: $Y = \bar{A} \cdot B + A \cdot \bar{B} = A \oplus B$

7) Ex-NOR

A	B	Y	Y	Y
0	0	1	1	\bar{B}
0	1	0	0	\bar{B}
1	0	0	0	B
1	1	1	1	B



$Y = \bar{A} \cdot \bar{B} + A \cdot B$

$Y = A \odot B$

(verified)


8)

Implementation

$Y = AB$

Using


4:1 MUX



A	B	Y	Y
0	0	0	I_0
0	1	0	I_1
1	0	0	I_2
1	1	1	I_3

If $S_1 = A$ & $S_0 = B$ are Y values to act as AND gate

I_0, I_1, I_2, I_3



Ex. When $A=0, B=0, I_0$ is selected value is '0'.

When $A=0, B=1, I_1$ selected, $Y=0$

$A=1, B=0, I_2$ " " , $Y=0$


$A=1, B=1, I_3$ " " , $Y=1$

∴ It behaves as AND gate.

1) Similarly other gates can be implemented using 4:1 MUX. With A, B select line & I_0, I_1, I_2, I_3 one four table values. I that gate-

Ex:

A + B



Implementation of any function using MUX

- First check what are the ~~inputs~~ combinations required.
- ~~if~~ (Ex: - AND gate: 4 combinations)
- Then check what are the i/p line available.
- if 2:1 MUX → 2 i/p line → I_0, I_1
- if 4:1 MUX → 4 " " → I_0, I_1, I_2, I_3
- if 2 i/p line then we have to make a group -

$$A_2 \begin{cases} 0 \\ 0 \end{cases} \rightarrow 1 \text{ group} \rightarrow I_0$$

$$A_2 \begin{cases} 1 \\ 1 \end{cases} \rightarrow 1 \text{ group} \rightarrow I_1$$

If 4 lines for 4 possible combinations, no need of grouping

Just assign the corresponding fourth take

Values to I_0, I_1, I_2, I_3 .

Ex 10

Implement $f(A, B, C) = \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}C$

using 8:1 mux, using 4:1 mux, 2:1 mux

Ans 2

$$f(A, B, C) = \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}C$$

Here 8 combinations, if we use a 8:1 mux, just we have to assign the fourth take values.

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

$$Y = 000, 011, 101$$


$$= 0, 3, 5$$

$$= I_0, I_3, I_5$$

$\therefore I_0, I_3, I_5$ will be 1

and rest will be zero

A, B, C are the select lines.



Using 4:1 MUX

A	B	C	Y	Y	Y
0	0	0	1	I_0	\bar{C}
0	0	1	0		
0	1	0	0	I_1	C
0	1	1	1		
1	0	0	0	I_2	C
1	0	1	1		
1	1	0	0	I_3	0
1	1	1	0		

8 r/r Combination

We have 4

output line.

So we have to

make grouping.


Let's say

'A' as the

select line.

00, 01, 10, 11

4 groups.




We have 8 combinations, but we have 2 1/1P lines. Grouping is made taking 4 1/1P one group. We have a select line 'A' (lets say)

→ We have a select line 'A' (lets say)
 → A = 0, ~~At~~ one group
A = 1, another group.

A	B	C	Y	Y	Y
0	0	0	1	I ₀	$\bar{B}\bar{C} + BC$
0	0	1	0		
0	1	0	0		
0	1	1	1		
1	0	0	0	I ₁	$\bar{B}C$
1	0	1	1		
1	1	0	0		
1	1	1	0		


Relⁿ of B and C with Y




10) BPUT-2009

$f(A, B, C) = \sum (1, 2, 6, 7)$ Using 4:1 MUX.


A	B	C	γ	γ	γ
0	0	0	0	I_0	$\gamma = C$
0	1	0	1	I_1	$\gamma = \bar{C}$
1	0	0	0	I_2	$\gamma = 0$
1	1	0	1	I_3	$\gamma = 1$
1	1	1	1		




11) Realize 4:1 MUX using 2:1 MUX



S_1	S_0	Y	Y
0	0	I_0	Y_1
0	1	I_1	
1	0	I_2	Y_2
1	1	I_3	



12) 8:1 mux using 2 (4:1 muxs) and 1 (2:1 mux)



S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

Pr

$S_2 = 0$, Y_1 is selected.

Y_1 depends on S_1, S_0 .

Let's check

$S_2 = 0, S_1 = 0, S_0 = 0$.


$S_1 = 0, S_0 = 0, Y_1 = I_0$

$Y_2 = I_4$

Again since $S_2 = 0$,

Y_1 is selected i.e. I_0 .

8:1 Mux Using 2:1 Mux



Total

2:1 Mux

required = $4 + 2 + 1$

= 7

Decoders

A decoder is a combinational circuit that converts binary information from 'n' i/p lines to a maxⁿ 2^n unique o/p lines.

If the n-bit coded information has unused combinations, the decoder may have fewer than 2^n o/p's.

So we have n-to-m ~~line~~ decoders, where $m \leq 2^n$.

- ex: 1) 3:8 decoder ($m = 2^n$) | $n = 3, m = 8$
 $2^n = 8 = m$
2) 4:7 (BCD to seven segment decoder)

(~~n~~ $n = 4, m = 7, m < 2^n$)

3:8 or 3-to-8 line decoder:-


→ It is called 3-to-8 line decoder because it has 3 i/p lines and 8 o/p lines.

→ It is also called binary-to-octal decoder because it takes a 3 bit binary i/p code and activates one of the eight (octal) outputs corresponding to that code.

Truth Table :-

i/p s			o/p s							
A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Logic diagram



Note:-

1) Decoders include one or more enable operations. A 17px to control the circuit 2 to 4 line decoder with an enable input constructed with NAND gate is shown below.

N.B:- (i) A decoder identifies or recognizes or detects a particular code. (ii) If we have N i/p lines & M o/p lines, then one of the M o/p's will be active (High) all other o/p will be inactive (Low).

→ (iii) Some decoders are designed to produce active Low o/p, while all other o/p's remains High. (Ex:- shown below)

Ex:- 2 to 4 line decoder with NAND gate.

(Enable)	E	A	B	D ₀	D ₁	D ₂	D ₃
	1	X	X	1	1	1	1
	0	0	0	0	1	1	1
	0	0	1	1	0	1	1
	0	1	0	1	1	0	1
	0	1	1	1	1	1	0

When E=1, the i/p to D₀, D₁, D₂, D₃ are 0. For a NAND gate if one i/p is 0, o/p is 1. i.e shown from truth table. If ~~is~~ E=1, ~~all~~ all the

of D_0, D_1, D_2, D_3 are independent of A, B . So A, B are do not Care.

→ When $E=0$, flip to D_0, D_1, D_2, D_3 are 1. Then it behaves as decoder (Active Low decoder) that means. When

- $A=0, B=0, D_0=0$
- $A=0, B=1, D_1=0$
- $A=1, B=0, D_2=0$
- $A=1, B=1, D_3=0$




Fig 2.2. 2 to 4 line decoder with NAND gates.

of D_0, D_1, D_2, D_3 are 1. They are independent of A, B . So A, B are do not comes.

→ When $E = 0$, flip to D_0, D_1, D_2, D_3 are 1. Then it behaves as decoder (Active Low decoder) that means. When

$A = 0, B = 0, D_0 = 0$
 $A = 0, B = 1, D_1 = 0$
 $A = 1, B = 0, D_2 = 0$
 $A = 1, B = 1, D_3 = 0$




Fig 2.2 2 to 4 line decoder with NAND gates.

Of D_0, D_1, D_2, D_3 are 1. They are independent of A, B. So A, B are do not care.

→ When $E=0$, flip to D_0, D_1, D_2, D_3 are 1. Then it behaves as decoder (Active Low decoder) that means. When

- $A=0, B=0, D_0=0$
- $A=0, B=1, D_1=0$
- $A=1, B=0, D_2=0$
- $A=1, B=1, D_3=0$




Fig 2.2 2 to 4 line decoder with NAND gates.

2) A decoder with enable i/p ^{can} function as demultiplexer. A demultiplexer is a circuit that receives information from a single line and directs it to one of 2^n possible o/p lines.

The selection of specific o/p is controlled by the bit combination of n select lines. The decoder in figure 2 can function as 1 to 4 line demultiplexer. When E is taken as data i/p line any A & B are taken as selection i/p's.

E	A	B	D ₀	D ₁	D ₂	D ₃
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

(Data) (Selection line)

- When
- A = 0, B = 0, Data flows to D₀, D₀ = 0
 - A = 0, B = 1 " " D₁, D₁ = 0
 - A = 1, B = 0 " " D₂, D₂ = 0
 - A = 1, B = 1 " " D₃, D₃ = 0

1) Ex :- Implement Full adder using 3:8 decoder.

Ans :- Full Adder


A	B	C _{in}	S	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = \sum m(1, 2, 4, 7)$$

$$Carry = \sum m(3, 5, 6, 7)$$

Since there are 3 i/p's and total of 8 minterms, we need a 3-to-8 line decoder.

The decoder generates the 8 minterms for A, B, C_{in}. The OR gate for o/p Sum (S) forms the logical sum of the minterm (1, 2, 4, 7) and OR gate for Carry forms the logical sum of the minterms (3, 5, 6, 7).



Ex:

$$\begin{array}{r} A \\ \hline 1 \\ B \\ \hline 0 \\ C \\ \hline 1 \end{array}$$

At 5 → o/p is 1,
 Rest 1 to 7 → o/p is zero.

Since Sum does not contain '5', $S = 0$


Carry contains '5', $C_{out} = 1$.

∴ $S = 0$, $C_{out} = 1$ for $\begin{array}{r} A \\ \hline 1 \\ B \\ \hline 0 \\ C \\ \hline 1 \end{array}$

2) Full Adder Using MUX

A	B	Cin	S	S	(Ret bin cin & s)	Cout	Cout	Cout
								(Ret bin cin & Cout)
0	0	0	0	I_0	Cin	0	I_0	0
0	0	1	1	I_1	Cin	0	I_1	Cin
0	1	0	1	I_2	Cin	1	I_2	Cin
0	1	1	0	I_3	Cin	1	I_3	1
1	0	0	1					
1	0	1	0					
1	1	0	0					
1	1	1	1					

For Sum



Let's take $A \ll B$ as

When

$A=0, B=0,$

I_0 is selected,

Relating Sum(S)

with C_{in} ,

$S = C_{in} = I_0$

(When $A=0, B=0$
 I_0 is selected)

$A=0, B=1,$

$S = C_{in} = I_1$

$A=1, B=0,$

$S = C_{in} = I_2$

$A=1, B=1,$

$S = C_{in} = I_3$

For Carry

~~Let's~~ take $A \ll B$

select lines.

Rem^m

$A=0, B=0,$

$C_{out} = 0 = I_0$

(\because When $A=0, B=0$
 I_0 is selected)

$A=0, B=1,$



$C_{out} = C_{in} = I_1$

$A=1, B=0,$


$C_{out} = C_{in} = I_2$

$A=1, B=1,$

$C_{out} = 1 = I_3$



3) 8:1 MUX Using only 4:1 MUX



$E \rightarrow$ Enable 'IP.
 Assume MUX has Active low Enabler.

When $E = 0$, MUX - 1 works, so OP at Y_1 and OP at $Y_2 = 0$.

When $E = 1$, MUX - 2 works, so OP at Y_2 and OP at $Y_1 = 0$.

E (S ₂)	S_1	S_0	Y
0	0	0	I_0
	0	1	I_1
	1	0	I_2
	1	1	I_3
1	0	0	I_4
	0	1	I_5
	1	0	I_6
	1	1	I_7

Encoder

603

→ An encoder is a digital circuit that performs the inverse operation of a decoder.

→ An encoder has 2^n (or fewer) i/p lines and 'n' o/p lines. The o/p lines generate the binary code corresponding to the i/p value.


→ An example of an encoder is the Octal-to-binary encoder whose truth table is given below.

i/p								out put		
<u>D₀</u>	<u>D₁</u>	<u>D₂</u>	<u>D₃</u>	<u>D₄</u>	<u>D₅</u>	<u>D₆</u>	<u>D₇</u>	<u>X</u>	<u>Y</u>	<u>Z</u>
0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	1
0	1	0	0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	0	0	1	0	0	0	1	0	1
0	0	0	0	0	1	0	0	1	1	0
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

→ It has eight i/p's (one for each octal digit) and three o/p that generate the corresponding binary number.

Decimal to BCD Encoder

This type of encoder has 10 I/Os - one for each decimal digit and 4 O/Ps corresponding to BCD Code as shown in figure.



Decimal I/Os	Binary Coded Decimal (BCD)			
	A ₃	A ₂	A ₁	A ₀
D ₀ 0	0	0	0	0
D ₁ 1	0	0	0	1
D ₂ 2	0	0	1	0
D ₃ 3	0	0	1	1
D ₄ 4	0	1	0	0
D ₅ 5	0	1	0	1
D ₆ 6	0	1	1	0
D ₇ 7	0	1	1	1
D ₈ 8	1	0	0	0
D ₉ 9	1	0	0	1

$$A_3 = D_8 + D_9$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$


$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_0 = D_1 + D_3 + D_5 + D_7 + D_9$$

Note: - To display '5' at I/O, give '1' at '5' for rest pins give '0'.

Ckt Diagram

Similarly to previous page with OR gates,



Similarly A₂, A₁, A₀.

✓ Binary


Address

or

✓ Binary Parallel Adder

A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be constructed with full adders (FA) connected in cascade, with the o/p carry from each full adder connected to the i/p carry for the next full adder in the chain.

$$\begin{array}{r} A_3 \ A_2 \ A_1 \ A_0 \\ + B_3 \ B_2 \ B_1 \ B_0 \end{array}$$



Ex:-

$$\begin{array}{r} 1011 \\ + 0011 \\ \hline 01110 \end{array}$$

The above figure shows inter connection of 4 full adders ckt to provide

a 4 bit Binary ripple Carry adder

→ The Augend bits of A and the addend bits of B are designated by subscript numbers from right to left,

With subscript 0 denoting the least significant bit.

The carries are connected on a chain through full adders. The carry C_0 and C_1 ripples through the full adder to generate the carry C_2 . The S o/p's require sum bits.


	Subscript i :	3	2	1	0	
I/P Carry	$i.e$	c_3	c_2	c_1	c_0	
	level	a_3	a_2	a_1	a_0	
		b_3	b_2	b_1	b_0	
Augend		0	1	1	0	$\leftarrow S_i$
Addend		1	0	1	1	$\leftarrow S_i$
	+	0	0	1	1	$\leftarrow S_i$
Sum		1	1	1	0	$\leftarrow S_i$
O/P Carry		0	0	1	1	$\leftarrow C_{i+1}$

Binary Subtractor:-

The subtraction $A - B$ can be done by taking 2's complement of B and adding it to A .

The 2's complement can be obtained by taking 1's complement and adding '1' to the least significant

The 1's Complement can be implemented with inverters and a 1 can be added to the sum through the



Prq 1 - 4 bit Adder Subtractor.

The circuit for subtracting $A - B$ consists of an adder with inverters placed between data I/P B and corresponding input of the full adder.

\therefore when $M = 1$, i/p 1 to all the Ex-or gates is 1.

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Complement \rightarrow

We observe that if one I/P is 1 in ex-or gate the OP Y is complement of the other I/P.
 \therefore If $B = 1, Y = \bar{A}$

So here ex-OR gate
 behave as NOT gate when
 one i/p is maintained 1 ($M=1$)

The i/p Carry C_0 must be
 equal to '1' while performing subtraction,
 because 2's Complement is 1's Complement + 1.

Thus the operation performed becomes,
 A , plus 1's Complement of B , plus 1.
 This is equal to A plus the
 2's Complement of B .

The addition & subtraction operations can
 be combined into one ckt with one
 common binary adder.

This is done by including an ex-OR
 gate with each full adder.

When $M=0$, the ckt is an adder.
 " " " " subtractor.

When $M=1$,

When $M=0$, if one of the i/p = 0 for
 ex-OR gate is same as other i/p.
 the o/p is $(Y=A)$ (if $B=0$)

A	B	Y	
0	0	0	$\rightarrow M=A$
0	1	1	
1	0	1	$\rightarrow Y=A$
1	1	0	

→ When $M=0$, $B \oplus 0 = B$. And

also if $M=0$, $C_0=0$.

→ Thus act as a binary parallel adder.

→ When $M=1$, $B \oplus 1 = \bar{B}$ and $C_0=1$. The

B flip inputs are all complemented and a is added through flip

Carry (C_0)

→ Thus the CKT performs the operation A plus 2's Complement of B .

Ex: - (1) $7 \rightarrow$ Minus $5 \rightarrow$ Subtracted

2 's Complement of 5

$5 \rightarrow 0101$, 1 's Complement $\rightarrow 1010$

2 's " $\rightarrow 1010 + 1$

1011

Add \rightarrow

7

$+ 2$'s Complement of 5

0111

$+ 1011$

10010 \rightarrow (discard) $\rightarrow (+2)$

(ii) 5

$- 7$

$- 2$

$7 \rightarrow 0111$

1 's $\rightarrow 1000$

Complement

2 's " $\rightarrow 1001$

Add

$+ 5$ with 2 's Complement of 7

0101

$+ 1001$

1110 $\rightarrow (-2)$

Check whether it is (-2) ?

$+2 \rightarrow 0010$, 1 's $\rightarrow 1101$

2 's $\rightarrow 1101 + 1$

1110

For Computer it is (-2) in 2 's Complement.

For Human being, we again find 2 's Complement of the addition to appear a -ve sign. $[1110 \rightarrow 2$'s $\rightarrow 0001 \rightarrow 2$'s $\rightarrow 0010 \rightarrow -(-2) = -2$]

Carry Lookahead Adder (CLA)

Parallel binary Adder




Fig 1:- 4 bit binary adder

FA → Full Adder.

In a 4 bit binary adder, Consider output S_3 in fig 1. Inputs A_3 & B_3 are available as soon as i/p signals are applied to the adder.

But, input carry C_3 does not settle to its final value until C_2 is available from the previous stage. Similarly, C_2 has to wait for C_1 & so on down to C_0 .

Thus, only after the carry propagates and ripples through all stages will the last o/p S_3 and carry C_4 settle to their final correct value.

Consider a full adder which adds three bits. (A, B, & C_m)

The expression for

$$\text{Sum} = A \oplus B \oplus C_{in} \quad \text{--- (1)}$$

$$\text{Carry} = (A \oplus B)C_{in} + AB \quad \text{--- (2)}$$

In general

$$S_i = A_i \oplus B_i \oplus C_i \quad \text{--- (3)}$$

$$C_{i+1} = (A_i \oplus B_i)C_i + A_i B_i \quad \text{--- (4)}$$

For example

$$S_0 = A_0 \oplus B_0 \oplus C_0$$

$$C_1 = (A_0 \oplus B_0)C_0 + A_0 B_0$$

If we take

$$A_i \oplus B_i = P_i, \quad A_i B_i = G_i$$

Eqn (3) becomes,

$$S_i = P_i \oplus C_i \quad \text{--- (5)}$$

$$C_{i+1} = P_i C_i + G_i \quad \text{--- (6)}$$

From Eqn (5) & (6)

S_i & C_{i+1} can be found,




Fig:- 2: Full adder with P & G shown

If there are four full adders

in the adder, the O/P carry C_4 would have $2 \times 4 = 8$ gate levels from C_0 to C_4

because the signal from the flip
 carry C_i to o/p carry C_{i+1} , propagates
 through 'AND' gate & 'OR' gates, which
 constitutes two gate levels. For an
 n-bit adder, there are 2n gate level
 for carry to propagate from i/p to o/p.

→ An obvious solution for reducing
 the carry propagation delay time is to
 employ faster gates with reduced delays.
 However, physical circuits have a limit
 to their capacity.

→ Another solution is to increase
 the equipment complexity in such a way
 that the carry delay time is reduced.
 One of this type cut is Carry
look ahead Adder.

From eqn (5) & (6).

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i C_i$$

where G_i is called a carry generate

and it produces a carry of 1 when both A_i & B_i are 1, regardless of its carry C_i .

' P_i ' is called Carry propagate because it is the term associated with propagation of the carry from C_i to C_{i+1} .

Now we can write Boolean function for carry outputs of each stage and substitute for each ' C_i ' its value from previous equation.

Let $C_0 =$ its carry [It is generally taken '0']

From eqn (6) & (7)

$$C_1 = G_0 + P_0 C_0 \quad \text{--- (7)}$$

$$C_2 = P_1 C_1 + G_1 = G_1 + P_1 C_1$$

$$= G_1 + P_1 (G_0 + P_0 C_0)$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0 \quad \text{--- (8)}$$

$$C_3 = G_2 + P_2 C_2$$

$$C_3 = G_2 + P_2 [G_1 + P_1 G_0 + P_1 P_0 C_0] \rightarrow \text{[using eqn 8]}$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0 \quad \text{--- (9)}$$

$$C_4 = G_3 + P_3 C_3$$

$$\left[\begin{array}{l} r=3 \text{ in} \\ \text{eqn (6)} \end{array} \right]$$

$$C_3 = G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0) \quad \text{237} \quad \text{(Using eq 9)}$$

$$C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0 \quad \text{(10)}$$




Fig 13: Logic diagram of Carry Lookahead Generator.

Note that C_3 does not have to wait for C_2 and C_1 to propagate; in fact C_3 is propagated at the same time as C_1 & C_2 .

The construction of 4-bit adder with carry look ahead is shown in fig 4. Each sum of p requires two EX-OR gates. The of the first EX-OR gate generates P_i variable, and the the AND gate generates C_i variable.

The carries are propagated through carry look ahead (Fig 3) and applied as i/p to the second EX-OR gate. All of carries are generated after delay through 2-level of gates. Thus, of S_1 through

S_3 have equal propagation delay times. The two-level circuit for of carry C_i is not shown in fig '3'. This can be easily derived by the eqn (10),




Fig 4: - 4 bit Adder with carry lookahead.
 The eqn of S_i can be found from

eqn (5)

$$S_0 = P_0 \oplus C_0$$

$$S_1 = P_1 \oplus C_1$$

$$S_2 = P_2 \oplus C_2$$

$$S_3 = P_3 \oplus C_3$$

Binary Multiplier

- Multiplication of binary numbers is performed in the same way as in decimal numbers.
- The multiplicand is multiplied by each bit of the multiplier starting from the least significant bit.
- Each such multiplication forms a partial product. Successive partial products are shifted one position left. The final product is obtained from the sum of the partial products.

Ex: 2 bit binary multiplier.

$$\begin{array}{r}
 B \rightarrow \quad B_1 \quad B_0 \quad \leftarrow \text{(Multiplicand)} \\
 \times A \rightarrow \quad A_1 \quad A_0 \quad \leftarrow \text{(Multiplier)} \\
 \hline
 \quad \quad A_0 B_1 \quad A_0 B_0 \\
 \hline
 A_1 B_1 \quad A_1 B_0 \\
 \hline
 C_3 \quad C_2 \quad C_1 \quad C_0 \quad \leftarrow \text{(Product)}
 \end{array}$$

→ The first partial product is formed by multiplying A_0 by $B_1 B_0$. The multiplication of 2 bits such as A_0 and B_0 produces a 1 if both bits are 1; otherwise it produces a 0. This is identical to an AND operation.

→ Therefore, the partial product is performed by multiplying the AND gates as shown in the diagram





Fig: - 2-bit by 2-bit Binary multiplier.

- The second partial product is formed by multiplying A_1 by B_0 and shifted one position to the left.
- The two partial products are added with two Half Adder (HA) circuits.
- Note that the least significant bit of the product does not have to go through

An adder since it is formed by the 113
 O/P of the first AND gate.

→ A Combinational circuit binary multiplier with more bits can be constructed in a similar fashion.

Ex: -



So we have

$$C_0 \rightarrow A_0 B_0$$

$$C_1 \rightarrow A_0 B_1 + A_1 B_0$$

... and so on.

→ A bit of the multiplier is ANDed with each bit of the multiplicand in as many levels as there are bits in the multiplier.

→ The binary o/p in each level of AND gates is added with the partial product of the previous level to form a new partial product. The last level

Produces the product.

Ex: - Consider a multiplier circuit that multiplies a binary number of 4 bits by a number of 3 bits.






fig: 4 bit by 3 bit Binary multiplier.

→ So the multiplicand $B_3 B_2 B_1 B_0$ and the multiplier $A_2 A_1 A_0$ are multiplied. We

need 12 AND gates & two 4 bit adders to produce a product of seven bits.

Ex:
$$\begin{array}{r} 1111 \\ \times 1111 \\ \hline \end{array} \rightarrow \begin{array}{r} 15 \\ \times 7 \\ \hline 105 \end{array}$$



$$\begin{array}{r} 1011 \\ \times 1111 \\ \hline 10111 \\ 11110 \\ \hline 1101011 \end{array}$$

$C_6 C_5 C_4 C_3 C_2$

Binary $1101011 \rightarrow (105)_{\text{decimal}}$
 $(64 + 32 + 8 + 1 = 105)$

Magnitude Comparator

→ A Comparator is a logic circuit used to compare the magnitude of 2 binary numbers. Depending on the design, it may either simply provide an O/P that is active (goes HIGH) when the two numbers are equal or additionally provides O/P that indicates which number is greater when equality does not hold.

→ X-NOR gate is a basic comparator, because its O/P is 1 only if its two bits are equal.

A	B	A ⊙ B
0	0	1
0	1	0
1	0	0
1	1	1

→ Suppose $A \rightarrow A_3 A_2 A_1 A_0$
 $B \rightarrow B_3 B_2 B_1 B_0$

A = B , if $A_3 = B_3, A_2 = B_2, A_1 = B_1$ & $A_0 = B_0$

i.e. Equality = ~~$(A_3 \odot B_3)$~~ ~~$(A_2 \odot B_2)$~~ ~~$(A_1 \odot B_1)$~~ ~~$(A_0 \odot B_0)$~~
 $= (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \odot B_1) (A_0 \odot B_0)$

A_0	B_0	$A < B$	$A = B$	$A > B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

Let the 1 bit number $A = A_0$


$B = B_0$

Mathematically

If $A_0 = 1$ & $B_0 = 0$, $A > B$, $A_0 \bar{B}_0$

If $A_0 = 0$, & $B_0 = 1$, $A < B$, $\bar{A}_0 B_0$

If $A_0 = 0 = B_0$ & $A_0 = 1 = B_0$, $A = B$, $\bar{A}_0 \bar{B}_0 + A_0 B_0 = A_0 \odot B_0$



The Logic for a 2-bit magnitude Comparator -

Let the two 2-bit numbers are A & B
 $A = A_1 A_0$ & $B = B_1 B_0$

1. If $A = B_1$ & $A_0 = B_0$, $A = B$

2. ~~If~~ $A < B$

Logically $(A_1 = B_1) \&\& (A_0 = B_0)$
 $(A = B) \&\& (A_1 \odot B_1) (A_0 \odot B_0)$

If $A_1 < B_1$, $A < B$.

or If $(A_1 = B_1)$ then $(A_0 < B_0)$

Logically

$$(A_1 < B_1) \text{ or } ((A_1 = B_1) \&\& (A_0 < B_0))$$

$$= (\bar{A}_1 B_1) + ((A_1 \odot B_1) (\bar{A}_0 B_0))$$

$$(A < B) = \bar{A}_1 B_1 + (A_1 \odot B_1) (\bar{A}_0 B_0)$$

3. $A > B$

If $A_1 > B_1$, then $A > B$

if

$$(A_1 = B_1)$$

then

$$(A_0 > B_0)$$

Logically

$$(A_1 > B_1) \approx ((A_1 = B_1) \&\& (A_0 > B_0))$$

$$= (A_1 \bar{B}_1) + ((A_1 \odot B_1) (A_0 \bar{B}_0))$$

$$A > B = (A_1 \bar{B}_1) + (A_1 \odot B_1) (A_0 \bar{B}_0)$$




fig-1 Logic diagram of a 2 bit magnitude comparator.

4 bit Magnitude Comparator

The Logic for a 4 bit magnitude Comparator.

Let the two 4 bit numbers be $A = A_3 A_2 A_1 A_0$ & $B = B_3 B_2 B_1 B_0$.

1. (A = B)

$(A=B) : (A_3 = B_3) \&\& (A_2 = B_2) \&\& (A_1 = B_1) \&\& (A_0 = B_0)$

$$(A=B) : (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \odot B_1) (A_0 \odot B_0)$$

2) (A < B)

$(A < B) : (A_3 < B_3) \text{ or } \{ (A_3 = B_3) \&\& (A_2 < B_2) \}$

$\text{or } \{ (A_3 = B_3) \&\& (A_2 = B_2) \&\& (A_1 < B_1) \}$

$\text{or } \{ (A_3 = B_3) \&\& (A_2 = B_2) \&\& (A_1 = B_1) \&\& (A_0 < B_0) \}$

(A < 0) :

$$\bar{A}_3 B_3 + (A_3 \odot B_3) \bar{A}_2 B_2 + (A_3 \odot B_3) (A_2 \odot B_2) \bar{A}_1 B_1 + (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \odot B_1) (\bar{A}_0 B_0)$$

3) A > B

$$\underline{A > B} : (A_3 > B_3) \text{ or } \{ (A_3 = B_3) \text{ and } (A_2 > B_2) \}$$

$$\text{or } \{ (A_3 = B_3) \text{ and } (A_2 = B_2) \text{ and } (A_1 > B_1) \}$$

or

$$\{ (A_3 = B_3) \text{ and } (A_2 = B_2) \text{ and } (A_1 = B_1) \text{ and } (A_0 > B_0) \}$$

i.c

$$(A > B) : A_3 \bar{B}_3 + (A_3 \odot B_3) (A_2 \bar{B}_2) + (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \bar{B}_1) + (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \odot B_1) A_0 \bar{B}_0$$

→ IC 7485, is a 4 bit Comparator.

Code Converters

- Binary → Gray
 - Gray → Binary
- } Discusses earlier } Page 15

Parity Bit Generators / Checkers

122

→ Ex-OR functions are very useful in systems requiring error detection & correction codes.

→ Binary data, when transmitted and received, is susceptible to noise that can alter its 1s to 0s and 0s to 1s.

→ To detect such errors, an additional bit called the parity bit is added to the data bits and the word containing the data bits and parity bit is transmitted.

→ At the receiving end the number of 1s on the word received are counted and the error, if any, is detected.

→ This parity check, however, detects only single bit errors.

→ The circuit that generates the parity bit in the transmitter is called a parity generator.

→ The circuit that checks the parity in the receiver is called parity checker.

→ A parity bit, a 0 or a 1 is attached to the data bits such that the total number of 1s in the word is even for even parity and odd for odd parity.

→ The parity bit can be attached to the code group either at the beginning or at the end depending on the system design. A given system with either even or odd parity but not both. So, a word always contains either an even or an odd number of 1s.

→ A + the receiving end, if the word received has an even number of 1s in the odd parity system or an odd number of 1s in the even parity system, it implies that an error has occurred.

→ In order to check or generate the proper parity bit in a given code word, the basic principle used is, "the modulo sum of an even number of 1s is always 0" and "the modulo sum of an odd number of 1s is always 1". Therefore,

In order to check for an error, all the bits in the received words are added. If modulo sum is Zero for an odd parity system or a 1 for an even parity system, an error is detected.

→ EX-OR

A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

When even no. of 1's of p is 0.

→ To generate an even parity bit, the 4 data bits are added using 3 X-OR gates. The sum bit will be the parity bit.


Ex: - To send 0101
 $P = 0$
 $\therefore 0101$



Fig 1: Even Parity generator Code → (P D₃ D₂ D₁ D₀) is sent.

To generate an odd parity bit, the four data bits are added using 3 EX-OR gates and the sum bit is inverted.

Page no. 125



→ Code → (P D₃ D₂ D₁ D₀) is sent.

(Fig 2: - Odd parity generator)

Fig 3: - Shows an even parity checker.




If $E = \begin{cases} 0, \text{ No error} \\ 1, \text{ error} \end{cases}$

Fig 3: - Even parity checker.

Prq 4:-

Shows an odd Parity Checker 12e

Received data
↓



If $E = 1$, No error
 $E = 0$, Error.